

# CY7C4801/4811/4821 CY7C4831/4841/4851

#### Features

- Double high speed, low power, first-in first-out (FIFO) memories
- Double 256 x 9 (CY7C4801)
- Double 512 x 9 (CY7C4811)
- Double 1K x 9 (CY7C4821)
- Double 2K x 9 (CY7C4831)
- Double 4K x 9 (CY7C4841)
- Double 8K x 9 (CY7C4851)
- Functionally equivalent to two CY7C4201/4211/4221/ 4231/4241/4251 FIFOs in a single package
- 0.65 micron CMOS for optimum speed/power
- High-speed 100-MHz operation (10 ns read/write cycle times)
- Offers optimal combination of large capacity, high speed, design flexibility, and small footprint
- Fully asynchronous and simultaneous read and write operation
- Four status flags per device: Empty, Full, and programmable Almost Empty/Almost Full
- Low power I<sub>CC1</sub>= 60mA
- Output Enable (OEA/OEB) pins
- Depth Expansion Capability
- Width Expansion Capability
- Space-saving 64-pin TQFP
- Pin compatible and functionally equivalent to IDT72801, 72811, 72821, 72831, 72841,72851

#### **Functional Description**

The CY7C48X1 are Double high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 9 bits wide and operate as two separate FIFOs. The CY7C48X1 are pin-compatible to IDT728X1. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

# 256/512/1K/2K/4K/8K x9 x2 Double Sync™ FIFOs

These FIFOs have two independent sets of 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLKA,WCLKB) and two write-enable pins (WENA1, WENA2/LDA, WENB1, WENB2/LDB).

When (WENA1,WENB1) is LOW and (WENA2/LDA, WENB2/LDB) is HIGH, data is written into the FIFO on the rising edge of the (WCLKA,WCLKB) signal. While (WENA1, WENA2/LDA, WENB1, WENB2/LDB) is held active, data is continually written into the FIFO on each WCLKA, WCLKB cycle. The output port is controlled in a similar manner by a free-running read clock (RCLKA, RCLKB) and two read-enable pins ((RENA1,RENB1), (RENA2,RENB2)). In addition, the CY7C48X1 has output enable pins (OEA, OEB) for each FIFO. The read (RCLKA, RCLKB) and write (WCLKA, WCLKB) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable.

Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.

The CY7C48X1 provides two sets of four different status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty+7 and Full–7.

The flags are synchronous, i.e., they change state relative to either the read clock (RCLKA,RCLKB) or the write clock (WCLKA,WCLKB). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the (RCLKA,RCLKB). The flags denoting Almost Full, and Full states are updated exclusively by (WCLKA,WCLKB) The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle

All configurations are fabricated using an advanced  $0.65\mu$  N-Well CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.

• 3901 North First Street

San Jose • CA 9



# CY7C4801/4811/4821 CY7C4831/4841/4851





# **Selection Guide**

		7C48X1-10	7C48X1-15	7C48X1-25	7C48X1-35
Maximum Frequency (M	Hz)	100	66.7	40	28.6
Maximum Access Time (	(ns)	8	10	15	20
Minimum Cycle Time (ns	5)	10 15		25	35
Minimum Data or Enable Set-Up (ns)		3	4	6	7
Minimum Data or Enable	e Hold (ns)	0.5	1	1	2
Maximum Flag Delay (ne	lay (ns) 8		10	15	20
Active Power Supply Current (I <sub>CC1</sub> ) (mA)	Commercial	60	60	60	60
	Industrial	70	70	70	70

	CY7C4801	CY7C4811	CY7C4821	CY7C4831	CY7C4841	CY7C4851
Density	Double 256 x 9	Double 512 x 9	Double 1K x 9	Double 2K x 9	Double 4K x 9	Double 8K x 9
Package	64-pin TQFP	64-pin TQFP	64-pin TQFP	64-pin TQFP	64-pin TQFP	64-pin TQFP

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
Output Current into Outputs (LOW)	20 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0°C to +70°C	$5V \pm 10\%$		
Industrial <sup>[1]</sup>	-40°C to +85°C	5V ± 10%		

Notes:

1.  $T_A$  is the "instant on" case temperature.



# **Pin Definitions**

Signal Name	Description	I/O	Description
DA <sub>0-8</sub>	Data Inputs	Ι	Data Inputs for 9-bit bus
DB <sub>0-8</sub>	Data Inputs	Ι	Data Inputs for 9-bit bus
QA <sub>0-8</sub>	Data Outputs	0	Data Outputs for 9-bit bus
QB <sub>0-8</sub>	Data Outputs	0	Data Outputs for 9-bit bus
WENA1 WENB1	Write Enable 1	I	WENA1 and WENB1 become the only write enables when the device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when (WENA1,WENB1) is LOW and (FFA,FFB) is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when (WENA1,WENB1) is LOW and (WENA2/LDA,WENB2/LDB) and (FFA,FFB) are HIGH.
	Write Enable 2	Ι	If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this pin
WENA2/ <u>LDA</u> WENB2/LDB Dual Mode Pin	Load	I	operates as a control to write or read the programmable flag offsets. (WENA1, WENB1) must be LOW and (WENA2/LDA, WENB2/LDB) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the (FFA, FFB) is LOW. If the FIFO is configured to have programmable flags, (WENA2/LDA, WENB2/LDB) is held LOW to write or read the programmable flag offsets.
RENA1 RENA2 RENB1 RENB2	Read Enable Inputs	I	Enables the device for Read operation.
WCLKA WCKLB	Write Clock	I	The rising edge clocks data into the FIFO when (WENA1, WENB1) is LOW and (WENA2/LDA, WENB2/LDB) is HIGH and the FIFO is not Full. When (WENA2/LDA, WENB2/LDB) is asserted, WCLK writes data into the programmable flag-offset register.
RCLKA RCLKB	Read Clock	I	The rising edge clocks data out of the FIFO when ( <u>RENA1</u> , <u>RENB1</u> ) and ( <u>RENA2</u> , <u>RENB2</u> ) are LOW and the FIFO is not Empty. When (WENA2/LDA,WENB2/LDB) is LOW, (RCLKA,RCLKB) reads data out of the programmable flag-offset register.
EFA,EFB	Empty Flag	0	When $(\overline{EFA}, \overline{EFB})$ is LOW, the FIFO is empty. $(\overline{EFA}, \overline{EFB})$ is synchronized to (RCLKA, RCLKB).
FFA,FFB	Full Flag	0	When (FFA, FFB) is LOW, the FIFO is full. (FFA, FFB) is synchronized to (WCLKA, WCLKB).
PAEA PAEB	Programmable Almost Empty	0	When (PAEA, PAEB) is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. PAE is synchronized to RCLK.
PAFA PAFB	Programmable Almost Full	0	When (PAFA, PAFB) is LOW, the FIFO is almost full based on the almost full offset value pro- grammed into the FIFO. PAF is synchronized to WCLK.
RSA RSB	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
OEA OEB	Output Enable	I	When (OEA,OEB) is LOW, the FIFO's data outputs drive the bus to which they are connected. If (OEA,OEB) is HIGH, the FIFO's outputs are in High Z (high-impedance) state.



<b>Electrical Characteristics</b>	Over the Operating Range <sup>[2]</sup>
-----------------------------------	---

				7C48	X1-10	7C48	X1-15	(1-15 7C48X1-25		5 7C48X1-35		
Parameter	Description	Test Condit	ions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA		2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.,$ $I_{OL} = 8.0 \text{ mA}$			0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage			-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	+10	-10	+10	-10	+10	-10	+10	μA
I <sub>OS</sub> <sup>[3]</sup>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-90		-90		-90		-90		mA
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\frac{\overline{OE}}{V_{SS}} \leq V_{O} < V_{C}$	с	-10	+10	-10	+10	-10	+10	-10	+10	μA
I <sub>CC1</sub> <sup>[4]</sup>	Active Power Supply		Com'l		60		60		60		60	mA
	Current		Ind		70		70		70		70	mA

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{\rm CC} = 5.0 V$	10	pF

#### AC Test Loads and Waveforms<sup>[6, 7]</sup>



ALL INPUT PULSES



48X1–5

Equivalent to:

Notes:

420Ω

-~~~-

THÉVENIN EQUIVALENT

See the last page of this specification for Group A subgroup testing information. Test no more than one output at a time for not more than one second. Outputs open. Tested at Frequency = 20 MHz. Tested initially and after any design or process changes that may affect these parameters.  $C_L = 30 \text{ pF}$  for all AC parameters except for t<sub>OHZ</sub>.  $C_L = 5 \text{ pF}$  for t<sub>OHZ</sub>.

**--0** 1.91V

2. 3. 4. 5. 6. 7.

OUTPUT •



# Switching Characteristics Over the Operating Range

		7C48	X1-10	7C48	X1-15	7C48	X1-25	7C48	X1-35	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	X1-35 Max. 28.6 20	Unit
f <sub>S</sub>	Clock Cycle Frequency		100		66.7		40		28.6	MHz
t <sub>A</sub>	Data Access Time	2	8	2	10	2	15	2	20	ns
t <sub>CLK</sub>	Clock Cycle Time	10		15		25		35		ns
t <sub>CLKH</sub>	Clock HIGH Time	4.5		6		10		14		ns
t <sub>CLKL</sub>	Clock LOW Time	4.5		6		10		14		ns
t <sub>DS</sub>	Data Set-Up Time	3.5		4		6		7		ns
t <sub>DH</sub>	Data Hold Time	0.5		1		1		2		ns
t <sub>ENS</sub>	Enable Set-Up Time	3.5		4		6		7		ns
t <sub>ENH</sub>	Enable Hold Time	0.5		1		1		2		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[8]</sup>	10		15		25		35		ns
t <sub>RSS</sub>	Reset Set-Up Time	8		10		15		20		ns
t <sub>RSR</sub>	Reset Recovery Time	8		10		15		20		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		10		15		25		35	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[9]</sup>	0		0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	7	3	8	3	12	3	15	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[9]</sup>	3	7	3	8	3	12	3	15	ns
t <sub>WFF</sub>	Write Clock to Full Flag		8		10		15		20	ns
t <sub>REF</sub>	Read Clock to Empty Flag		8		10		15		20	ns
t <sub>PAF</sub>	Clock to Programmable Almost-Full Flag		8		10		15		20	ns
t <sub>PAE</sub>	Clock to Programmable Almost-Full Flag		8		10		15		20	ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag	5		6		10		12		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag	15		15		18		20		ns

Notes:

Pulse widths less than minimum values are not allowed.
 Values guaranteed by design, not currently tested.



## Switching Waveforms



Notes:

t<sub>SKEW1</sub> is the minimum time between a rising (RCLKA,RCLKB) edge and a rising (WCLKA,WCLKB) edge to guarantee that (FFA,FEB) will go HIGH during the current clock cycle. If the time between the rising edge of (RCLKA,RCLKB) and the rising edge of (WCLKA,WCLKB) is less than t<sub>SKEW1</sub>, then (FFA,FFB) may not change state until the next (WCLKA,WCLKB) rising edge.

next (WCLKA,WCLKB) rising edge.
 t<sub>SKEW1</sub> is the minimum time between a rising (WCLKA,WCLKB) edge and a rising (RCLKA,RCLKB) edge to guarantee that (EFA,EFB) will go HIGH during the current clock cycle. It the time between the rising edge of (WCLKA,WCLKB) and the rising edge of RCLK is less than t<sub>SKEW1</sub>, then (EFA,EFB) may not change state until the next (RCLKA,RCLKB) rising edge.





#### Notes:

The clocks (RCLKA,RCLKB, WCLKA,WCLKB) can be free-running during reset. After reset, the outputs will be LOW if (OEA,OEB) = 0 and three-state if (OEA,OEB)=1. Holding (WENA2/LDA,WENB2/LDB) HIGH during reset will make the pin act as a second enable pin. Holding(WENA2/LDA,WENB2/LDB) LOW during reset will make the pin act as a load enable for the programmable flag offset registers. 12. 13. 14.





#### First Data Word Latency after Reset with Simultaneous Read and Write

Notes:

When t<sub>SKEW1</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub>+ t<sub>SKEW1</sub>. When t<sub>SKEW1</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2\*t<sub>CLK</sub> + t<sub>SKEW1</sub> or t<sub>CLK</sub> + t<sub>SKEW1</sub>. The Latency Timing applies only at the Empty <u>Boundary</u> (EFA, EFB= LOW). The first word is available the cycle after (EFA, EFB) goes HIGH, always. 15.

16.















Notes:

- t<sub>SKEW2</sub> is the minimum time between a rising (WCLKA,WCLKB) and a rising (RCLKA,RCLKB) edge for (PAEA,PAEB) to change state during that clock cycle. If the time between the edge of (WCLKA,WCLKB) and the rising (RCLKA,RCLKB) is less than t<sub>SKEW2</sub>, then (PAEA,PAEB) may not change state until the next RCLK. (PAEA,PAEB) offset = n. 17.
- 18.

- (PAEA, PAEb) onset = n.
  If a read is preformed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when (PAEA, PAEB) goes LOW.
  If a write is performed on this rising edge of the write clock, there will be Full (m-1) words of the FIFO when (PAEA, PAEB) goes LOW.
  (PAFA, PAFB) offset = m.
  256-m words in FIFO for CY7C4801, 512-m words for CY7C4811, 1024-m words for CY7C4821, 2048-m words for CY7C4831, 4096-m words for CY7C4841,
- 8192-m words for CY7C4851, 4090-in words for CY7C4851, 409 23.







#### Read Programmable Registers





# Architecture

The CY7C48X1 functions as two independent FIFOs in a single package, each with its own separate set of controls. The device consists of two arrays of 256 to 8K words of 9 bits each (implemented by a dual-port array of SRAM cells), two read pointers, two write pointers, control signals (RCLKA, RCLKB, WCLKA, WCLKB, RENA1, RENB1, RENA2, RENB2, WENA1, WENB1, WENA2, WENB2, RSA, RSB), and flags (EFA, EFB, PAEA, PAEB, PAFA, PAFB, FFA, FFB).

#### Resetting the FIFO

<u>Upon</u> power-up, the FIFO must be reset with a Reset ( $\overline{RSA}$ ,  $\overline{RSB}$ ) cycle. This causes the FIFO to enter the Empty condition signified by (EFA, EFB) being LOW. All data outputs ( $QA_{0-8}, QB_{0-8}$ ) go LOW t<sub>RSF</sub> after the rising edge of RSA, RSB. In order for the FIFO to reset to its default state, a falling edge must occur on (RSA, RSB) and the user must not read or write while (RSA, RSB) is LOW. All flags are guaranteed to be valid t<sub>RSF</sub> after (RSA, RSB) is taken LOW.

#### **FIFO Operation**

When the (WENA1,WENB1) signal is active LOW and (WENA2,WENB2) is active HIGH, data present on the  $(DA_{0-8}, DB_{0-8})$  pins is written into the FIFO on each rising edge (WCLKA,WCLKB) of the (WCLKA,WCLKB) signal. Similarly, when the (RENA1,RENB1) and (RENA2,RENB2) signals are active LOW, data in the FIFO memory will be presented on the  $(QA_{0-8}, QB_{0-8})$  outputs. New data will be presented on each rising edge of (RCLKA,RCLKB) while (RENA1,RENB1) and (RENA2,RENB2) and (RENA2,RENB2) are active. (RENA1,RENB1) and (RENA2,RENB2) must set up t<sub>ENS</sub> before (RCLKA,RCLKB) for it to be a valid read function. (WENA1,WENB1) and (WENA2,WENB2) must occur t<sub>ENS</sub> before (WCLKA,WCLKB) for it to be a valid write function.

An output enable  $(\overline{OEA}, \overline{OEB})$  <u>pin is provided</u> to three-state the  $(\underline{QA}_{0-8}, \underline{QB}_{0-8})$  outputs when  $(\overline{OEA}, \overline{OEB})$  is asserted. When  $(\overline{OEA}, \overline{OEB})$  is enabled (LOW), data in the output register will be available to the  $(QA_{0-8}, QB_{0-8})$  outputs after tOE.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $(QA_{0-8}, QB_{0-8})$  outputs even after additional reads occur.

Write Enable 1 (WENA1,WENB1) - If the FIFO is configured for programmable flags, Write Enable 1 (WENA1,WENB1) is the only write enable control pin. In this configuration, when Write Enable 1 (WENA1,WENB1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLKA,WCLKB). Data is stored is the RAM array sequentially and independently of any on-going read operation.

Write Enable 2/Load (WENA2/LDA, WENB2/LDB) - This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WENA2/LDA, WENB2/LDB) is set active HIGH at Reset (RSA,RSB=LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable 1 (WENA1, WENB1) is LOW and Write Enable 2/Load (WENA2/LDA, WENB2/LDB) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLKA, WCLKB). Data is stored in the RAM array sequentially and independently of any on-going read operation.

### Programming

When (WENA2/LDA, WENB2/LDB) is held LOW during Reset, this pin is the load (LDA, LDB) enable for flag offset programming. In this configuration, (WENA2/LDA, WENB2/LDB) can be used to access the four 8-bit offset registers contained in the CY7C48X1 for writing or reading data to these registers.

When the device is configured for programmable flags and both (WENA2/LDA, WENB2/LDB) and (WENA1, WENB1) are LOW, the first LOW-to-HIGH transition of (WCLKA,WCLKB) writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of (WCLKA,WCLKB) store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, WENB2/LDB) when (WENA2/LDA, respectively, and (WENA1, WENB1) are LOW. The fifth LOW-to-HIGH transition of (WCLKA,WCLKB) while (WENA2/LDA, WENB2/LDB) and (WENA1, WENB1) are LOW writes data to the empty LSB register again. Figure 1 shows the register sizes and default values for the various device types.

It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the (WENA2/LDA, WENB2/LDB) input HIGH, the FIFO is returned to normal read and write operation. The next time (WENA2/LDA, WENB2/LDB) is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the offset registers can be read to the data outputs when (WENA2/LDA, WENB2/LDB) is LOW and both (RENA1, RENB1) and (RENA2, RENB2) are LOW. LOW-to-HIGH transitions of (RCLKA, RCLKB) read register contents to the data outputs. Writes and reads should not be preformed simultaneously on the offset registers.





Figure 1. Offset Register Location and Default Values.

#### Programmable Flag (PAEA, PAEB, PAFA, PAFB) Operation

Whether the flag offset registers are programmed as described in *Table 1 or the default* values are used, the programmable <u>almost-empty</u> flag (PAEA, PAEB) and programmable almost-full flag (PAFA, PAFB) states are determined by their corresponding offset registers and the difference between the read and write pointers.

LD	WEN	WCLK <sup>[24]</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as n and determines the operation of (PAEA, PAEB). (PAEA, PAEB) is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words. (PAEA, PAEB) is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant <u>bit register</u> is <u>referred to</u> as *m* and determines the operation of (PAFA, PAFB). (PAEA, PAEB) is synchronized to the LOW-to-HIGH transition of (WCLKA,WCLKB) by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4801 (256–m), CY7C4811 (512–m), CY7C4821 (1K–m), C<u>Y7C4831 (</u>2K–m), CY7C4851 (8K–m). (PAFA, PAFB) is set HIGH by the LOW-to-HIGH transition of (WCLKA, WCLKB) when the number of available memory locations is greater than m.

#### Notes:

24. The same selection sequence applies to reading form the registers. REN1 and REN2 are enabled and a read is performed on the LOW- to-HIGH transition of RCLK.



#### **Flag Operation**

The CY7C48X1 devices provide four flag pins to indicate the condition of the FIFO contents. Empty, Full, (PAEA, PAEB), and (PAFA, PAFB) are synchronous.

#### Full Flag

The Full Flag (FFA, FFB) will go LOW when the device is full. Write operations are inhibited whenever (FFA,FFB) is LOW regardless of the state of (WENA1, WENB1) and (WENA2/LDA, WENB2/LDB).

#### Table 2. Status Flags.

(FFA, FFB) is synchronized to (WCLKA, WCLKB), i.e., it is exclusively updated by each rising edge of (WCLKA,WCLKB).

#### **Empty Flag**

The Empty Flag (EFA, EFB) will go LOW when the device is empty. Read operations are inhibited whenever (EFA, EFB) is LOW, regardless of the state of (RENA1, RENB1) and (RENA2, RENB2. (EFA, EFB) is synchronized to (RCLKA, RCLKB), i.e., it is exclusively Full Flag.

CY7C4801	CY7C4811	CY7C4821	FF	PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n <sup>[25]</sup>	1 to n <sup>[25]</sup>	1 to n <sup>[25]</sup>	Н	Н	L	Н
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1024 –(m+1))	Н	Н	Н	Н
(256–m) <sup>[26]</sup> to 255	(512–m) <sup>[26]</sup> to 511	(1024–m) <sup>[26]</sup> to 1023	Н	L	Н	Н
256	512	1024	L	L	Н	Н

٩						
CY7C4831	CY7C4841 CY7C4851		FF	PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n <sup>[25]</sup>	1 to n <sup>[25]</sup>	1 to n <sup>[25]</sup>	Н	Н	L	Н
(n+1) to (2048 –(m+1))	(n+1) to (4096 –(m+1))	(n+1) to (8192 –(m+1))	Н	Н	Н	Н
(2048-m) <sup>[26]</sup> to 2047	(4096–m) <sup>[26]</sup> to 4095	(8192–m) <sup>[26]</sup> to 8191	Н	L	Н	Н
2048	4096	8192	L	L	Н	Н

Notes:

n =Empty Offset (n=7 default value).
 m = Full Offset (m=7 default value).



# **Single Device Configuration**

When FIFOA(B) is in a Single Device Configuration, the Read Enable 2 RENA2(RENB2) control input can be grounded (see *Figure 2*). in this configuration, the Write Enable2/Load

(WENA2/LDA,WENB2/LDB) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.



Figure 2. Block Diagram of 256 x 9,512 x 9,1024 x 9,2048 x 9,4096 x 9,8192 x 9 Double Sync FIFO Used in a Single Device Configuration.



# Width Expansion Configuration

Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags <u>EFA and EFB, also FFA and FFB</u>. The partial status flags PAEA, PAFB, PAFA, PAFB can be detected from any one device. *Figure 3* demonstrates an 18-bit word width using the two FIFOs contained in one CY7C4801/4811/4821/4831/4841 /4851. Any word width can be attained by adding additional CY7C4801/4811/4821/4831/4841/4851s. When the CY7C4801/4811/4821/4831/4841/4851 is in a Width Expansion Configuration, the Read Enable 2 (RENA2 and RENB2) control unputs can be grounded (see *Figure 3*). In this configuration, the Write Enable 2/Load (WENA2/LDA,WENB2/LDB) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.



Figure 3. Block Diagram of two FIFOs contained in one CY7C4801/4811/4821/4831/4841/4851 configured for an 18-bit width-expansion.



# **Bidirectional Configuration**

The two FIFOs of the CY7C4801/4811/4821/4831/4841/4851 can be used to buffer data flow in two directions. In the example that follows, processor A can write data to processor B via

FIFO A, and, in turn, processor B can write processor A via FIFO B.



Figure 4. Block Diagram of Bidirectional Configuration.

#### **Depth Expansion**

CY7C4801/4811/4821/4831/4841/4851can be adapted to applications that require greater than 256/512/1024/2048/4096/ 8192 words. The existence of dual enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. a typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. The CY7C4801/4811/4821/4831/4841/ 4851 operates in the Depth Expansion configuration when the following conditions are met:

- 1. WENA2/LDA and WENB2/LDB pins are held HIGH during Reset so that these pins operate as second Write Enables.
- 2. External logic is used to control the flow of data.



# **Ordering Information**

### Double 256x9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4801-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4801-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4801-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4801-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4801-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4801-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4801-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4801-35AI	A65	64-Lead Thin Quad Flatpack	Industrial

#### Double 512x9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4811-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4811-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4811-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4811-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4811-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4811-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4811-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4811-35AI	A65	64-Lead Thin Quad Flatpack	Industrial

#### Double 1Kx9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4821-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4821-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4821-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4821-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4821-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4821-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4821-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4821-35AI	A65	64-Lead Thin Quad Flatpack	Industrial



# Ordering Information (continued)

#### Double 2Kx9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4831-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4831-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4831-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4831-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4831-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4831-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4831-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4831-35AI	A65	64-Lead Thin Quad Flatpack	Industrial

#### Double 4Kx9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4841-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4841-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4841-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4841-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4841-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4841-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4841-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4841-35AI	A65	64-Lead Thin Quad Flatpack	Industrial

#### Double 8Kx9 FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4851-10AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4851-10AI	A65	64-Lead Thin Quad Flatpack	Industrial
15	CY7C4851-15AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4851-15AI	A65	64-Lead Thin Quad Flatpack	Industrial
25	CY7C4851-25AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4851-25AI	A65	64-Lead Thin Quad Flatpack	Industrial
35	CY7C4851-35AC	A65	64-Lead Thin Quad Flatpack	Commercial
	CY7C4851-35AI	A65	64-Lead Thin Quad Flatpack	Industrial



## Package Diagram



64-Lead Thin Plastic Quad Flat Pack A65

DIMENSIONS IN MILLIMETERS LEAD COPLANARITY 0.100 MAX.

Page 22 of 23

© Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



Title: CY70 Number: 3		4821/CY7C48	4831.4841/4851 256/512/1K/2K/4K/8K x9 x2 Double Sync (TM) Fifos
 	Issue	Orig. of	

\_\_\_\_\_

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106466	07/11/01	SZV	Change from Spec Number: 38-00538 to 38-06005