

MSC8126

Quad Core 16-Bit Digital Signal Processor



The raw processing power of this highly integrated system-ona-chip device enables developers to create next-generation networking products that offer tremendous channel densities, while maintaining system flexibility, scalability, and upgradeability. The MSC8126 is offered in two core speed levels: 400 and 500 MHz

Note: The arrows show the direction from which the transfer originates.



The MSC8126 is a highly integrated system-on-a-chip that combines four SC140 extended cores with a turbo coprocessor (TCOP), a Viterbi coprocessor (VCOP), an RS-232 serial interface, four time-division multiplexed (TDM) serial interfaces, thirty-two general-purpose timers, a flexible system interface unit (SIU), an Ethernet interface, and a multi-channel DMA engine. The four extended cores can deliver a total 6400/8000 DSP MMACS performance at 400/500 MHz. Each core has four arithmetic logic units (ALUs), internal memory, a write buffer, and two interrupt controllers (see **Figure 2**). The MSC8126 device targets high-bandwidth highly computational DSP applications and is optimized for wireless transcoding and packet telephony as well as high-bandwidth base station applications. The MSC8126 delivers enhanced performance while maintaining low power dissipation and greatly reduces system cost.

Note: This document contains information on a new product. Specifications and information herein are subject to change without notice.



© Freescale Semiconductor, Inc., 2004. 2005. All rights reserved.





Notes: 1. The arrows show the data transfer direction.

2. The QBus interface includes a bus switch, write buffer, fetch unit, and a control unit that defines four QBus banks. In addition, the QBC handles internal memory contentions.

Figure 2. SC140 Extended Core Block Diagram

Features

The tables in this section list the features of the MSC8126 device.





Feature	Description
SC140 Core	 Four SC140 cores: Up to 8000 MMACS using 16 ALUs running at up to 500 MHz. A total of 1436 KB of internal SRAM (224 KB per core). Each SC140 core provides the following: Up to 2000 MMACS using an internal 500 MHz clock. A MAC operation includes a multiply-accumulate command with the associated data move and pointer update. 4 ALUs per SC140 core. 16 data registers, 40 bits each. 27 address registers, 32 bits each. Hardware support for fractional and integer data types. Very rich 16-bit wide orthogonal instruction set. Up to six instructions executed in a single clock cycle. Variable-length execution set (VLES) that can be optimized for code density and performance. IEEE® Std. 1149.1™ JTAG port. Enhanced on-device emulation (EOnCE) with real-time debugging capabilities.
Extended Core	 Each SC140 core is embedded within an extended core that provides the following: 224 KB M1 memory that is accessed by the SC140 core with zero wait states. Support for atomic accesses to the M1 memory. 16 KB instruction cache, 16 ways. A four-entry write buffer that frees the SC140 core from waiting for a write access to finish. External cache support by asserting the global signal (GBL) when predefined memory banks are accessed. Programmable interrupt controller (PIC). Local interrupt controller (LIC).
Multi-Core Shared Memories	 M2 memory (shared memory): A 476 KB memory working at the core frequency. Accessible from the local bus. Accessible from all four SC140 cores using the MQBus. 4 KB bootstrap ROM.
M2-Accessible Multi-Core Bus (MQBus)	 A QBus protocol multi-master bus connecting the four SC140 cores and the VCOP to the M2 memory. Data bus access of up to 128-bit read and up to 64-bit write. Operation at the SC140 core frequency. A central efficient round-robin arbiter controlling SC140 core access on the MQBus. Atomic operation control of access to M2 memory by the four SC140 cores and the local bus.

Table 2. Phase-Lock Loop (PLL)

Feature	Description
Internal PLL	 Generates up to 500 MHz core clock and up to 166 MHz bus clocks for the 60x-compatible local and system buses and other modules. PLL values are determined at reset based on configuration signal values.

R



Feature	Description
60x-Compatible System Bus	 64/32-bit data and 32-bit address 60x bus. Support for multiple-master designs. Four-beat burst transfers (eight-beat in 32-bit wide mode). Port size of 64, 32, 16, and 8 controlled by the internal memory controller. Bus can access external memory expansion or off-device peripherals, or it can enable an external host device to access internal resources. Slave support, direct access by an external host to internal resources including the M1 and M2 memories. On-device arbitration between up to four master devices.
Direct Slave Interface (DSI)	 A 32/64-bit wide slave host interface that operates only as a slave device under the control of an external host processor. 21–25 bit address, 32/64-bit data. Direct access by an external host to internal and external resources, including the M1 and the M2 memories as well as external devices on the system bus. Synchronous and asynchronous accesses, with burst capability in the synchronous mode. Dual or Single strobe modes. Write and read buffers improve host bandwidth. Byte enable signals enables 1, 2, 4, and 8 byte write access granularity. Sliding window mode enables access with reduced number of address pins. Chip ID decoding enables using one CS signal for multiple DSPs. Broadcast CS signal enables parallel write to multiple DSPs. Big-endian, little-endian, and munged little-endian support.
3-Mode Signal Multiplexing	 64-bit DSI, 32-bit system bus. 32-bit DSI, 64-bit system bus. 32-bit DSI, 32-bit system bus, and Ethernet.
Memory Controller	 Flexible eight-bank memory controller: Three user-programmable machines (UPMs), general-purpose chip-select machine (GPCM), and a page-mode SDRAM machine. Glueless interface to SRAM, 133 MHz page mode SDRAM, DRAM, EPROM, Flash memory, and other user-definable peripherals. Byte enables for either 64-bit or 32-bit bus width mode. Eight external memory banks (banks 0–7). Two additional memory banks (banks 9, 11) control IPBus peripherals and internal memories. Each bank has the following features: 32-bit address decoding with programmable mask. Variable block sizes (32 KB to 4 GB). Selectable memory controller machine. Two types of data errors check/correction: normal odd/even parity and read-modify-write (RMW) odd/even parity for single accesses. Write-protection capability. Control signal generation machine selection on a per-bank basis. Support for internal or external masters on the system bus. Data buffer controls activated on a per-bank basis. Atomic operation. RMW data parity check (on system bus only). Extensive external memory-controller/bus-slave support. Parity byte select pin, which enables a fast, glueless connection to RMW-parity devices (on the system bus only). Data pipeline to reduce data set-up time for synchronous devices.

Table 3. Buses and Memory Controller



Г

Т

٦

 Table 4.
 DMA Controller

Feature	Description
Multi-Channel DMA Controller	 16 time-multiplexed unidirectional channels. Services up to four external peripherals. Supports DONE or DRACK protocol on two external peripherals. Each channel group services 16 internal requests generated by eight internal FIFOs. Each FIFO generates: A watermark request to indicate that the FIFO contains data for the DMA to empty and write to the destination. A hungry request to indicate that the FIFO can accept more data. Priority-based time-multiplexing between channels using 16 internal priority levels. Round-robin time-multiplexing between channels. A flexible channel configuration: All channels support all features. All channels connect to the system bus or local bus. Flyby transfers in which a single data access is transferred directly from the source to the destination without using a DMA FIFO.

Feature	Description
Time-Division Multiplexing (TDM)	 Up to four independent TDM modules, each with the following features: Optional operating configurations: Totally independent receive and transmit channels, each having one data line, one clock line, and one frame sync line. Four data lines with one clock and one frame sync shared among the transmit and receive lines. Glueless interface to E1/T1 framers and MVIP, SCAS, and H.110 buses. Hardware A-law/µ-law conversion. Up to 66 Mbps per TDM (66 MHz bit clock if one data line is used, 33 MHz if two data lines are used, 16.7 MHz if four data lines are used). Up to 66 Mbps per TDM (66 MHz bit clock if one data line is used, 33 MHz if two data lines are used). Up to 16 MB per channel buffer (granularity 8 bytes), where A/µ law buffer size is double (granularity 16 byte). Receive buffers share one global write offset pointer that is written to the same offset relative to their start address. Transmit buffers share one global read offset pointer that is read from the same offset relative to their start address. Two programmable receive and two programmable transmit threshold levels with interrupt generation that can be used, for example, to implement double buffering. Each channel can be programmed to be active or inactive. 2-, 4-, 8-, or 16-bit channels are stored in the internal memory as 2-, 4-, 8-, or 16-bit channels, respectively. The TDM Transmitter Sync Signal (TxTSYN) can be configured as either input or output. Frame Sync and Data signals can be programmed to be sampled either on the rising edge or on the falling edge of the clock. Frame Sync and bat signals can be programmed to be sampled either on the rising edge or on the falling edge of the clock. Frame Sync and bat signals can be programmed to be sampled either on the rising edge or on the falling edge of the clock.

Table 5. Serial Interfaces



ıres

Feature	Description
Ethernet Controller	 Designed to comply with IEEE Std 802.3TM, 802.3TM, 802.3TM, and 802.3aTM, and 802.3aTM Three Ethernet physical interfaces: 10/100 Mbps RMII. 10/100 Mbps SMII. Full and half-duplex support. EEE Std 802.3 full-duplex flow control (automatic PAUSE frame generation or software programmed PAUSE frame generation and recognition). Support of out-of-sequence transmit queue (for initiating flow-control). Programmable maximum frame length supports jumbo frames (up to 9.6k) and IEEE Std. 802.1 virtual local area network (VLAN) tags and priority. Retransmission from transmit FIFO following a collision. CRC generation and verification of inbound/outbound packets. Address recognition: Each exact match can be programmed to be accepted or rejected. Broadcast address (accept/reject). Exact match 48-bit individual (unicast) addresses. Hash (256-bit hash) check of group (multicast) addresses. Promiscuous mode. Pattern matching: Up to 16 unique 4-byte patterms. Protiscuous mode. Programmable pattern size in 4-byte increments up to 64 bytes. Accept or reject frames if a match is detected. Up to 16 unicast addresses for exact matches. Prattern matching accepts/rejects IP addresses. Filing of receive frames based on pattern match: prioritization of frames. Filing of receive frames based on pattern match ing decessing the buffers. Serial interface can be exposed either on GPIO pins or on the high ms bits of the DSI/system when the DSI and the system bus are both 32 bits. Mex0280(PCQ2)



Table 5. Serial Interfaces (Continued)

Feature	Description
UART	 Two signals for transmit data and receive data. No clock, asynchronous mode. Can be serviced either by the SC140 DSP cores or an external host on the system bus or the DSI. Full-duplex operation. Standard mark/space non-return-to-zero (NRZ) format. 13-bit baud rate selection. Programmable 8-bit or 9-bit data format. Separately enabled transmitter and receiver. Programmable transmitter output polarity. Two receiver wake-up methods: Idle line wake-up. Address mark wake-up. Separate receiver and transmitter interrupt requests. Eight flags, the first five can generate interrupt request: Transmission complete. Receiver full. Idle receiver input. Receiver overrun. Noise error. Praming error detection. Hardware parity checking. 1/16 bit-time noise detection. Maximum bit rate 6.25 Mbps. Single-wire and loop operations.
General-Purpose I/O (GPIO) Port	 32 bidirectional signal lines that either serve the peripherals or act as programmable I/O ports. Each port can be programmed separately to serve up to two dedicated peripherals, and each port supports open-drain output mode.
l ² C Software Module	Booting from a serial EEPROM.Uses GPIO timing.

Table 6. Miscellaneous Modules

Feature	Description
Timers	 Two modules of 16 timers each. Cyclic or one-shot. Input clock polarity control. Interrupt request when counting reaches a programmed threshold. Pulse or level interrupts. Dynamically updated programmed threshold. Read counter any time. Watchdog mode for the timers that connect to the device.
Hardware Semaphores	Eight coded hardware semaphores, locked by simple write access without need for read-modify-write mechanism.
Global Interrupt Controller (GIC)	 Consolidation of chip maskable interrupt and non-maskable interrupt sources and routing to INT_OUT, NMI_OUT, and to the cores. Generation of 32 virtual interrupts (eight to each SC140 core) by a simple write access. Generation of virtual NMI (one to each SC140 core) by a simple write access.



Table 7. Coprocessors

Feature	Description
νсор	 Fully programmable feed-forward channel decoding, feed-forward channel equalization and traceback sessions. Up to 400 3GPP 12.2kbps AMR channels (channel decoding, number of channels linear to frequency). Up to 200 blind transport format detect (BTFD) channels according to the 3GPP standard. Number of channels linear to frequency. For channel decoding: Constraint length between K = 5 and K = 9. Puncture Codes. Rate 1/2, 1/3, 1/4 and 1/6. Four fully programmable polynomials (rate 1/6 is implemented by three polynomials only). History buffer with up to 768 stages for 3G standards. Input symbols are 8-bit (256 levels) signed soft symbols. Output is hard decision (1-bit). For GSM channel equalization: Four fully programmable 4 to 6 estimated channel autocorrelation coefficients (S-Parameters). History buffer with up to 4090 stages for GSM. Matched filter input is 8-bit (256 levels). SOVA assist algorithm. Output 8-bit coded detta values for SOVA assist algorithm, 1-bit hard decision traceback and history buffer or recursive traceback. Fully programmable block length for all sessions. Programmable back methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State. Programmable traceback methods of Max Path, Min Path or End State.
тсор	 Full support of 3GPP and CDMA2000 standards in Turbo decode. Handles up to 20 turbo-coding 384 kbps channels. 8 state PCCC with polynomial as supported by the 3G standards. Iterative decoding structure based on maximum a-posteriori probability (MAP), with calculations performed in the LOG domain. Encoding rate of 1/2, 1/3, 1/4, 1/5 with programmable puncturing for the parity symbols. Full flexibility interleave function via a look-up table. Flexible block size (1–32767 bits). MAX log MAP and log MAP (MAX*) approximation. Programmable number of iterations, with resolution of half iteration (one MAP). Fully automatic execution when the GO command executes. High data rates (for multi-channel systems or multiple channel accumulating to high data rates). Can stop processing after every MAP when soft lambda all reach a programmable quality threshold. Minimum and maximum number of iterations to execute in conjunction with the stop criteria. The SC140 core or host can stop the processing after every MAP during run time. Automatic, internal normalization for α, β overflow handling, with zero overhead. Additional least significant bit in α, β, γ arithmetic guarding against precision loss during the gamma calculation due to the division by 2.



Table 8. Power and Packaging

Feature	Description
Reduced Power Dissipation	 Low power CMOS design. Separate power supply for internal logic (1.2 V) and I/O (3.3 V). Low-power standby modes. Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent).
Packaging	 0.8 mm pitch Flip-Chip Plastic Ball-Grid Array (FC-PBGA). 431-connection (ball). Lead-free or lead-bearing spheres 20 mm × 20 mm.

Table 9. Software Support

Feature	Description
Real-Time Operating System (RTOS)	 The real-time operating system (RTOS) fully supports device architecture (multi-core, memory hierarchy, ICache, timers, DMA controller, interrupts, peripherals), as follows: High-performance and deterministic, delivering predictive response time. Optimized to provide low interrupt latency with high data throughput. Preemptive and priority-based multitasking. Fully interrupt/event driven. Small memory footprint. Comprehensive set of APIs.
Multi-Core Support	 One instance of kernel code in all four SC140 cores. Dynamic and static memory allocation from local memory (M1) and shared memory (M2).
Distributed System Support	 Transparent inter-task communications between tasks running inside the SC140 cores and the other tasks running in on-board devices or remote network devices: Messaging mechanism between tasks using mailboxes and semaphores. Networking support; data transfer between tasks running inside and outside the device using networking protocols. Integrated device drivers for such peripherals as TDM, UART, and external buses.
Software Support	 Task debugging utilities integrated with compilers and vendors. Board support package (BSP) for the application development system (ADS). Integrated development environment (IDE): C/C++ compiler with in-line assembly so developers can generate highly optimized DSP code. Translates C/C++ code into parallel fetch sets and maintains high code density. Librarian. User can create libraries for modularity. A collection of C/C++ functions for developer use. Highly efficient linker to produce executables from object code. Seamlessly integrated real-time, non-intrusive multi-mode debugger for debugging highly optimized DSP algorithms. The developer can choose to debug in source code, assembly code, or mixed mode. Device simulation models enable design and simulation before hardware availability. Profiler using a patented binary code instrumentation (BCI) technique helps developers identify program design inefficiencies. Version control. CodeWarrior® includes plug-ins for ClearCase, Visual SourceSafe, and CVS.
Boot Options	 External memory. External host. UART. TDM. I²C



Feature	Description		
MSC8126ADS	 Host debug through single JTAG connector supports both processors. MSC8103 as the MSC8126 host with both devices on the board. The MSC8103 system bus connects to the MSC8126 DSI. Flash memory for stand-alone applications. Communications ports: 10/100Base-T. 155 Mbit ATM over Optical. T1/E1 TDM interface. H.110. Voice codec. RS-232. High-density (MICTOR) logic analyzer connectors to monitor MSC8126 signals 6U cPCI form factor. Emulates MSC8126 DSP farm by connecting to three other ADS boards. 		

Table 10. Application Development System (ADS) Board

Product Documentation

The documents listed in **Table 11** are required for a complete description of the MSC8126 and are necessary to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale Semiconductor sales office, or a Freescale Literature Distribution Center. For documentation updates, visit the Freescale DSP website. See the contact information on the back of this document.

Name	Description	Order Number
MSC8126 Technical Data	MSC8126 features list and physical, electrical, timing, and package specifications.	MSC8126
MSC8126 User's Guide	User information includes system functionality, getting started, and programming topics.	MSC8126UG
MSC8126 Reference Manual	Detailed functional description of the MSC8126 memory and peripheral configuration, operation, and register programming.	MSC8126RM
SC140 DSP Core Reference Manual	Detailed description of the SC140 family processor core and instruction set.	MNSC140CORE
Application Notes Documents describing specific applications or optimized device operation including code examples.		See the website product page.

Table 11.	MSC8126	Documentation
-----------	---------	---------------



Product Documentation



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH Technical Information Center Schatzbogen 7 81829 München, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

MSC8126PB Rev. 7 4/2005 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and CodeWarrior are trademarks of Freescale Semiconductor, Inc. StarCore is a trademark of StarCore LLC. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2005.

