# MC9S08SU16 16 KB Flash

40 MHz S08L Based Microcontroller

MC9S08SU16 and MC9S08SU8 are low-cost, high-performance and high integration UHV HCS08 8-bit microcontroller units (MCU). It uses the enhanced S08L central processor unit with 3phase MOSFET pre-drivers unit which supports 3 high-side PMOSes and 3 low-side NMOSes, amplifiers for current measurement, OCP (over current protection) and OVP (over voltage protection). It is put into a 4mm x 4mm 24-pin QFN package, targeting drone electrical speed controller, low power motor control, small form cooling fan control and portable tools.

### MC9S08SU16VFK MC9S08SU8VFK



### Core

- S08L core up to 40 MHz
- Bus up to 20 MHz

### Memories

- 16 KB program flash memory for SU16 and 8 KB program flash memory for SU8
- 768 byte SRAM, 256 B of which is unrestricted, the other 512 B is restricted during Flash erasing and programming
- 8 bytes regfile

### System peripherals

- Windowed COP with multiple clock sources (watch dog)
- Inter module connection module
- CRC

### Clocks

- External clock input
- 32 kHz tunable internal RC oscillator
- 20 kHz low power clock

### **Operating Characteristics**

- Voltage range: 4.5 to 18 V
- Temperature range (ambient): -40 to 105°C

### Human-machine interface

• 5 V input/output for logical I/O

### **Communication interfaces**

- One SCI module
- One I2C module supporting SMbus communications interface

### **Analog Modules**

- Two 12-bit ADC with up to 8 channels
- Analog comparator with up to 4 inputs and internal 6-bit DAC
- High voltage GDU

### Timers

- Two 16-bit pulse width timers (PWT)
- Two programmable delay block (PDB)
- One 16-bit FTM
- One 16-bit modulo timer (MTIM)
- One 16-bit 6-channel PWM

### Security and integrity modules

• 64-bit unique identification number per chip



### **Ordering information**

Part Number	Mer	Maximum number of I\O's	
	Flash (KB)	SRAM (Byte)	
MC9S08SU16VFK	16	768	17
MC9S08SU8VFK	8	768	17

### **Related resources**

Туре	Description	Resource
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. <sup>1</sup>	MC9S08SU16RM
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	MC9S08SU16 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	xN88M <sup>2</sup>
Package drawing	Package dimensions are provided in package drawings.	QFN 24-pin: 98ASA00602D

1. To find the associated resource, go to nxp.com and perform a search using this term.

2. To find the associated resource, go to nxp.com and perform a search using this term with the "x" replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.



Figure 1. Functional block diagram

# **Table of Contents**

1	Ratin	gs		5
	1.1	Therm	al handling ratings	5
	1.2	Moistu	re handling ratings	5
	1.3	ESD h	andling ratings	5
	1.4	Voltag	e and current operating ratings	6
2	Gene			
	2.1	Nonsw	vitching electrical specifications	7
		2.1.1	DC characteristics	7
		2.1.2	Supply current characteristics	12
		2.1.3		
	2.2	Switch	ing specifications	15
		2.2.1	Control timing	15
		2.2.2	FTM module timing	16
	2.3	Therm	al specifications	17
		2.3.1	Thermal operating requirements	17
		2.3.2	Thermal characteristics	18
3	Perip	heral o	perating requirements and behaviors	18
	3.1	ICS ch	aracteristics	18
	3.2	NVM s	pecifications	19
	3.3	Analog	]	20
		3.3.1	ADC characteristics	20
		3.3.2	CMP and 6-bit DAC electrical specifications	23
		3.3.3	GDU characteristics	26
	3.4	Comm	unication interfaces	29

		3.4.1 Inter-Integrated Circuit Interface (I2C) timing2	9
4	Dime	nsions3	0
	4.1	Obtaining package dimensions 3	0
5	Pinou	ıt3	0
	5.1	Signal multiplexing and pin assignments3	0
	5.2	Pinout	2
6	Part i	dentification3	2
	6.1	Description	2
	6.2	Format3	3
	6.3	Fields	3
	6.4	Example	
7	Term	inology and guidelines3	3
	7.1	Definition: Operating requirement3	3
	7.2	Definition: Operating behavior3	4
	7.3	Definition: Attribute	4
	7.4	Definition: Rating	5
	7.5	Result of exceeding a rating	5
	7.6	Relationship between ratings and operating	
		requirements3	6
	7.7	Guidelines for ratings and operating requirements3	6
	7.8	Definition: Typical value	6
	7.9	Typical value conditions	7
	7.10	Parameter Classification	8
8	Revis	ion history3	8

# 1 Ratings

## **1.1 Thermal handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3		1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# **1.3 ESD handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

# 1.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DDX}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Supply voltage	4.5	18	V
V <sub>DDX</sub>	Supply voltage to digital I/O drivers <sup>1</sup>	4.20	5.25	V
I <sub>DDX</sub>	Maximum current into V <sub>DDX</sub>		50	mA
V <sub>DIO</sub>	Digital input voltage (except RESET or true open drain pin PTA4 and PTA5)	-0.3	V <sub>DDX</sub> +0.3	V
	Digital input voltage (true open drain pin PTA4 and PTA5)	-0.3	V <sub>DDX</sub> +0.3	V
V <sub>AIO</sub>	Analog <sup>2</sup> , RESET input voltage	-0.3	V <sub>DDX</sub> +0.3	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA

1. See Table 2 for detail.

2. All digital I/O pins, except open-drain pin PTA4 and PTA5, are internally clamped to  $V_{SS}$  and  $V_{DDX}$ . PTA4 and PTA5 is only clamped to  $V_{SS}$ .

# 2 General

# 2.1 Nonswitching electrical specifications

# 2.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	/mbol C Descriptions		Min	Typical <sup>1</sup>	Max	Unit		
—	_	Oper	ating voltage	_	4.5	_	18	V
V <sub>OH</sub>	Ρ	Output high voltage	All I/O pins, standard-drive strength	5 V, I <sub>load</sub> = -5 mA	V <sub>DDX</sub> - 0.8	_	_	V
	Р		High current drive pins, high-drive strength <sup>2</sup>	5 V, I <sub>load</sub> = -20 mA	V <sub>DDX</sub> - 0.8	_	-	V
I <sub>OHT</sub>	D	Output high current	Max total I <sub>OH</sub> for all ports	5 V	—	_	-100	mA
V <sub>OL</sub>	Ρ	Output low voltage	All I/O pins, standard-drive strength	5 V, I <sub>load</sub> = 5 mA	—	_	0.8	V
	Р		High current drive pins, high-drive strength <sup>2</sup>	5 V, I <sub>load</sub> =20 mA	—	_	0.8	V
I <sub>OLT</sub>	D	Output low current	Max total I <sub>OL</sub> for all ports	5 V	—	—	100	mA
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DDX</sub> >4.5V	$0.70 \times V_{DDX}$	_	_	V
	С	voltage		V <sub>DDX</sub> >2.7V	$0.75 \times V_{DDX}$	_	_	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DDX</sub> >4.5V	—	_	$0.30 \times V_{DDX}$	V
	С	voltage		V <sub>DDX</sub> >2.7V	_	_	$0.35 \times V_{DDX}$	
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DDX}$	—	-	mV
<sub>In</sub>	Ρ	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DDX}$ or $V_{SS}$	—	0.1	1	μA
ll <sub>oztot</sub> l	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	V <sub>IN</sub> = V <sub>DDX</sub> or V <sub>SS</sub>	—		2	μA

Table 1. DC characteristics

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
R <sub>PU</sub>	Ρ	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA4 and PTA5)		30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA4 and PTA5 pin	—	30.0	_	60.0	kΩ
R <sub>PD</sub> <sup>4</sup>	Ρ	Pulldown resistors	PTB3, PTB4 and PTB5 pin	—	30	40	50	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-2	_	2	mA
		current <sup>5, 6, 7</sup>	Total MCU limit, includes sum of all stressed pins	V <sub>IN</sub> > V <sub>DDX</sub>	-5	_	25	
C <sub>In</sub>	С	Input capacitance, all pins		—	_	_	7	pF
V <sub>RAM</sub>	С	RAM re	tention voltage	—	2.0			V

### Table 1. DC characteristics (continued)

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB3, PTB4, PTB5, and PTB7 are high drive pins, and support ultra-high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. The specified resistor value is the actual value internal to the device. The pulldown value may appear higher when measured externally on the pin.
- 5. All functional non-supply pins, except PTA4 and PTA5, are internally clamped to  $V_{SS}$  and  $V_{DDX}$ .
- 6. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 7. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	Description		Min.	Typical 1	Max.	Unit
V <sub>DDX</sub>	Output voltage V <sub>DDX</sub>	Run mode 4.5 V≤ V <sub>DD</sub> <5.3 V	4.20	—	5.25	V
		Run mode V <sub>DD</sub> ≥5.3 V	4.75	4.99	5.25	V
		Stop mode <sup>2</sup>	2.5	—	5.75	V
I <sub>DDX</sub>	Load current V <sub>DDX</sub>	Run mode 4.5V $\leq$ V <sub>DD</sub> <5.3 V	0	—	28	mA
		Run mode V <sub>DD</sub> ≥5.3 V	0	—	50	mA
		Stop mode <sup>2</sup>	0	—	5	mA
V <sub>REFH</sub>	Output voltage V <sub>REFH</sub>	$V_{DD} \ge 4.5 V$	4.166	4.2 <sup>3</sup>	4.234	V
_	V <sub>REFH</sub> accuracy	V <sub>DD</sub> ≥V <sub>REFH</sub> + 0.3, 0—70 °C	—	—	0.8	%
		V <sub>DD</sub> ≥V <sub>REFH</sub> + 0.3, -40—105 °C	—	—	1.0	%
I <sub>REFH</sub>	Output current V <sub>REFH</sub>	V <sub>DD</sub> ≥V <sub>REFH</sub> + 0.3	0	—	5	mA

### Table 2. Power supply electrical characteristics

Symbol	Description		Min.	Typical 1	Max.	Unit
V <sub>LVWA</sub>	V <sub>DDX</sub> Low voltage	PMC_LVCTLSTAT1[SLVWSEL] = 1b	3.43	3.63	3.83	V
	warning assert level	PMC_LVCTLSTAT1[SLVWSEL] = 0b	3.94	4.14	4.34	
V <sub>LVWD</sub>	V <sub>DDX</sub> Low voltage	PMC_LVCTLSTAT1[SLVWSEL] = 1b	3.54	3.74	3.94	V
	warning deassert level	PMC_LVCTLSTAT1[SLVWSEL] = 0b	4.08	4.28	4.48	
V <sub>LVRA</sub>	V <sub>DDX</sub> low voltage rese	t assert	2.97	3.02		V
V <sub>LVRD</sub>	V <sub>DDX</sub> low voltage rese	t deassertl	—	—	3.13	V
V <sub>LVWREFHA</sub>	Low voltage warning	PMC_VREFHLVW[LVWCFG]=00b	3.34	3.54	3.74	V
	for V <sub>REFH</sub> assert level <sup>4</sup>	PMC_VREFHLVW[LVWCFG]=01b	3.43	3.63	3.83	V
		PMC_VREFHLVW[LVWCFG]=10b	3.86	4.06	4.26	V
		PMC_VREFHLVW[LVWCFG]=11b	4.11	4.31	4.51	V
V <sub>LVWREFHA</sub>	Low voltage warning for V <sub>REFH</sub> deassert level <sup>4</sup>	PMC_VREFHLVW[LVWCFG]=00b	3.45	3.65	3.85	V
		PMC_VREFHLVW[LVWCFG]=01b	3.55	3.75	3.95	V
		PMC_VREFHLVW[LVWCFG]=10b	4.00	4.20	4.40	V
		PMC_VREFHLVW[LVWCFG]=11b	4.27	4.47	4.67	V
f <sub>LPOCLK</sub>	Trimmed LPOCLK ou	tput frequency	—	20	_	kHz
df <sub>LPOCLK</sub>	Trimmed LPOCLK int	ernal clock $\Delta f / f_{NOMINAL}^5$	-5	—	5	%
t <sub>SDEL</sub>	LPOCLK start up dela	y	_	25	50	μs
dV <sub>HT</sub>	Temperature sensor s	slope	—	5.07	_	mV/° C
V <sub>HT</sub>	Temperature sensor of	putput voltage	_	1.73	_	V
T <sub>HTIA</sub>	High temperature inte	rrupt assert <sup>6</sup>	110	130	150	°C
T <sub>HTID</sub>	High temperature inte	rrupt deassert <sup>6</sup>	100	120	140	°C
V <sub>BG</sub>	Bandgap output voltage			1.2	1.32	V
V <sub>HCBG</sub>	HC Bandgap output v	oltage	1.14	1.15	1.16	V
t <sub>STP_REC</sub>	Recovery time from	not including V <sub>REFH</sub>	_	15		μs
	Stop	including V <sub>REFH</sub>	—	1	—	ms

Table 2.	Power supply electrical characteristics	(continued)
----------	---	-------------

1. Typical values are measured at 25 °C.

- 2. Power supply enters reduced power mode when MCU is in Stop mode.
- 3. This typical value is configurable based on  $V_{\text{REC}}$ .
- 4. PMC\_VREFHLVW[LVWCFG]=01b is recommended for the configuration.

5. User need to trim the LPOCLK in order to get ±5% LPOCLK

6. This is junction temperature.

Figure 2 illustrates the power distribution of this chip.







I<sub>OH</sub>(mA)

Figure 3. Typical I<sub>OH</sub> Vs.  $V_{DDX}$ - $V_{OH}$  (standard drive strength) ( $V_{DDX}$  = 5 V)





Figure 4. Typical I<sub>OH</sub> Vs.  $V_{DDX}$ - $V_{OH}$  (high drive strength) ( $V_{DDX}$  = 5 V)



Figure 5. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (standard drive strength) ( $V_{DDX} = 5 V$ )



I<sub>OL</sub>(mA)

Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DDX} = 5 V$ )

## 2.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
С	Run supply current, FEI	RI <sub>DD</sub>	40/20 MHz	18	11.00	—	mA	-40 to 105 °C
С	mode, all clock gate is off, code run from flash		20/10 MHz		7.50	—		
			20/1 MHz		6.00	_		
С			20/20 MHz	12	9.15	_		
С			20/10 MHz		7.50	—		
			20/1 MHz		5.95	_		
			20/20 MHz	5.3	9.10	_		
			20/10 MHz		7.45	—		
			20/1 MHz		5.90	_		
			20/20 MHz	4.5	9.35	—		
			20/10 MHz		7.65	_		
			20/1 MHz		6.15			

 Table 3.
 Supply current characteristics

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
С	Run supply current, FEI	RI <sub>DD</sub>	40/20 MHz	18	13.05	_	mA	-40 to 105 °C
С	mode, all clock gate is on, code run from flash		20/10 MHz		8.45	_		
			20/1 MHz		6.05	_		
С			20/20 MHz	12	11.00	_		
С			20/10 MHz		8.40	_		
			20/1 MHz		6.00	—		
			20/20 MHz	5.3	10.95	_		
			20/10 MHz		8.35	_		
			20/1 MHz		6.00	_		
			20/20 MHz	4.5	11.20	_		
			20/10 MHz		8.60	_		
			20/1 MHz		6.20	_		
С	Run supply current, FBE	RI <sub>DD</sub>	40/20 MHz	18	9.60	_	mA	-40 to 105 °C
С	mode, all clock gate is off, code run from SRAM		20/10 MHz		6.05	_		
	code full lioni Sham		20/1 MHz		4.50	_		
С			20/20 MHz	12	7.80	_		
С			20/10 MHz		6.05	_	-	
			20/1 MHz		4.45	_		
			20/20 MHz	5.3	7.75	_		
			20/10 MHz		6.00	_		
			20/1 MHz		4.40	_		
			20/20 MHz	4.5	7.90	_		
			20/10 MHz		6.20	_		
			20/1 MHz		4.60	_		
С	Run supply current, FBE	RI <sub>DD</sub>	40/20 MHz	18	11.65	_	mA	-40 to 105 °C
С	mode, all clock gate is on, code run from SRAM		20/10 MHz		7.00	_	-	
			20/1 MHz		4.60	_		
С			20/20 MHz	12	9.60	_		
С			20/10 MHz		6.95	_	-	
			20/1 MHz		4.55	_		
			20/20 MHz	5.3	9.60	_		
			20/10 MHz		6.90	_	-	
			20/1 MHz		4.50	_	1	
			20/20 MHz	4.5	9.75	_	1	
			20/10 MHz		7.10	_	1	
			20/1 MHz		4.70	_	1	
С	Wait mode current, FEI mode, all clock gate is on	WI <sub>DD</sub>	40/20 MHz	18	7.80	—	mA	-40 to 105 °C

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
С			20/10 MHz		6.05	_		
			20/1 MHz		4.40	—		
С	-		20/20 MHz	12	7.70	—		
			20/10 MHz		6.00	—		
			20/1 MHz		4.40	—		
			20/20 MHz	5.3	7.65	—		
			20/10 MHz		5.95	—		
			20/1 MHz		4.35	—		
			20/20 MHz	4.5	7.85	—		
			20/10 MHz		6.20	—		
			20/1 MHz		4.60			
С	Stop mode supply current,	SIDD	_	18	19.85		μA	-40 to 105 °C
С	no clocks active (except 20 kHz LPO clock)			12	19.05	—		
С				5.3	18.25			
С				4.5	17.65	—		
С	ADC adder to Stop		_	18	88.80	_	μA	-40 to 105 °C
С	ADLPC = 1			12	87.95	—		
С	ADLSMP = 1			5.3	86.70	_		
С	ADCO = 1			4.5	85.40			

1. Data in Typical column was characterized at 25 °C or is typical recommended value.

## 2.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

## 2.1.3.1 EMC radiated emissions operating behaviors

### NOTE

If using external reset switch to design hardware board, connect two 0.1  $\mu$ F decoupling capacitors on RESET pin for

EMC-sensitive applications. One is near the  $\overline{\text{RESET}}$  pin and the other is near the reset switch.

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	4	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	3	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	3	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	4	dBµV	
V <sub>RE_IEC</sub>	IEC/SAE level	0.15–1000	0	_	2, 3

### Table 4. EMC radiated emissions operating behaviors for 24-pin QFN package

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits -Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD} = 12.0 \text{ V}, T_{A} = 25 \text{ °C}, f_{SYS} = 40 \text{ MHz}, f_{BUS} = 20 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

# 2.2 Switching specifications

## 2.2.1 Control timing

### Table 5. Control timing

С	Rating	Rating			Typical <sup>1</sup>	Max	Unit
Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )		f <sub>Bus</sub>	DC	—	20	MHz
Р	Internal low power oscillator	frequency	f <sub>LPO</sub>	19	20	21	KHz
D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	100	—	—	ns
D	BKGD/MS setup time after i debug force reset to enter u	t <sub>MSSU</sub>	500	_	_	ns	
D	BKGD/MS hold time after is debug force reset to enter u		t <sub>MSH</sub>	100	_	_	ns
D	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	—	ns
D		Synchronous path <sup>4</sup>	t <sub>IHIL</sub>	1.5 × t <sub>cyc</sub>	_	_	ns
D	Keyboard interrupt pulse Asynchronous path <sup>2</sup>		t <sub>ILIH</sub>	100	_		ns
D	width	Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$			ns

С	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
С	Port rise and fall time -	—	t <sub>Rise</sub>	—	10.2	—	ns
С	C Normal drive strength (HDRVE_PTXx = 0) (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>		9.5		ns
С	Port rise and fall time -	_	t <sub>Rise</sub>	_	5.4	_	ns
С	Extreme high drive strength (HDRVE_PTXx = 1) (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>		4.6		ns

 Table 5.
 Control timing (continued)

- 1. Typical values are based on characterization data at  $V_{DDX}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of  $t_{MSH}$  after  $V_{DDX}$  rises above  $V_{LVD}$ .
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20% V<sub>DDX</sub> and 80% V<sub>DDX</sub> levels. Temperature range -40 °C to 105 °C.



Figure 8. IRQ/KBIPx timing

## 2.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>

Table 6. FTM input timing

No.	С	Function	Symbol	Min	Мах	Unit
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

 Table 6. FTM input timing (continued)



Figure 9. Timer external clock



Figure 10. Timer input capture pulse

# 2.3 Thermal specifications

### 2.3.1 Thermal operating requirements Table 7. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Note
TJ	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times chip$  power dissipation.

## 2.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DDX}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DDX}$  will be very small.

Board type	Symbol	Description	24-pin QFN	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	114	°C/W	1, 2
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	42	°C/W	1, 3
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	96	°C/W	1, 3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	°C/W	1, 3
_	R <sub>θJB</sub>	Thermal resistance, junction to board	19	°C/W	4
_	R <sub>θJC</sub>	Thermal resistance, junction to case	3.4	°C/W	5
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	15	°C/W	6

Table 8. Thermal attr	ibutes
-----------------------	--------

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

# 3 Peripheral operating requirements and behaviors

# 3.1 ICS characteristics

С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
Т	Internal r	eference start-up time	t <sub>IRST</sub>	—	20	50	μs
D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	—	5	MHz
D	input clock frequency	FBELP mode		0	—	40	MHz
Р	Average internal reference frequency - trimmed		f <sub>int_t</sub>	_	39.0625	_	kHz
Р	DCO output frequency range - trimmed		f <sub>dco_t</sub>	16		40	MHz
Р	Total deviation of DCO output	Over full voltage and temperature range	$\Delta f_{dco_t}$	—		±2.0	%f <sub>dco</sub>
С	from trimmed frequency <sup>3</sup>	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
С	FLL acquisition time <sup>3, 4</sup>		t <sub>Acquire</sub>			2	ms
С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>5</sup>		C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>

### Table 9. ICS specifications (temperature range = -40 to 105 °C ambient)

1. Data in Typical column was characterized at  $V_{DDX}$  = 5.0 V, 25 °C or is typical recommended value.

- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. This parameter is characterized and not tested on each device.
- 4. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 5. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DDX</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

## 3.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	20	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	_		2605	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>			2579	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>			485	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>			464	t <sub>cyc</sub>

Table 10. Flash characteristics

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.13	0.31	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.21	0.21	0.49	ms
D	Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	95.42	100.18	100.30	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.42	100.18	100.30	ms
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.09	ms
D	Unsecure Flash	t <sub>UNSECU</sub>	95.42	100.19	100.31	ms
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>	_	_	482	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>MLOADU</sub>		_	415	t <sub>cyc</sub>
С	FLASH Program/erase endurance $T_L$ to $T_H$ = -40 °C to 105 °C	N <sub>FLPE</sub>	10 k	100 k		Cycles
С	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	_	years

Table 10.	Flash characteristics	(continued)
-----------	-----------------------	-------------

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging

4.  $t_{cyc} = 1 / f_{NVMBUS}$ 

Program and erase operations do not require any special power sources other than the normal  $V_{DDX}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 3.3 Analog

### 3.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitanc e		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	—

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Analog source resistance	12-bit mode • f <sub>ADCK</sub> > 4 MHz • f <sub>ADCK</sub> < 4 MHz	R <sub>AS</sub>	_	_	2 5	kΩ	External to MCU
	10-bit mode • $f_{ADCK} > 4 \text{ MHz}$ • $f_{ADCK} < 4 \text{ MHz}$			_	5 10		
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	—
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

 Table 11. 5 V 12-bit ADC operating conditions (continued)

 Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.



Figure 11. ADC input impedance equivalency diagram

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REF}$	<sub>FL</sub> = V <sub>SSA</sub> )
---	------------------------------------

Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
	Т	I <sub>DDA</sub>	—	133	—	μA
	Conditions	Conditions C				

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μΑ
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	-	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	-	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	Т	f <sub>ADACK</sub>	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20	—	ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40		
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	_	3.5		ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	_	±5.5		LSB <sup>4</sup>
Error <sup>2, 3</sup>	10-bit mode	Т		_	±1.7	±2.0	-
	8-bit mode	Т		—	±0.9	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	1.4	_	LSB <sup>4</sup>
Linearity <sup>3</sup>	10-bit mode <sup>5</sup>	Р		_	0.5	—	
	8-bit mode <sup>5</sup>	Т		_	0.15		
Integral Non- Linearity <sup>3</sup>	12-bit mode	Т	INL	—	1.4		LSB <sup>4</sup>
	10-bit mode	Т			0.5		
	8-bit mode	Т			0.15		
Zero-scale error <sup>6</sup>	12-bit mode	С	E <sub>ZS</sub>	_	±2.0	_	LSB <sup>4</sup>
	10-bit mode	Т			±0.25	±1.0	-
	8-bit mode	Т			±0.65	±1.0	
Full-scale error <sup>7</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±2.5		LSB <sup>4</sup>

Table 12.	12-bit ADC Characteristics	; (V <sub>REFH</sub> = V <sub>DDA</sub> ,	, V <sub>REFL</sub> = V <sub>SSA</sub>	) (continued)
-----------	----------------------------	---	--	---------------

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
	10-bit mode	Т		—	±0.5	±1.0	
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	—	±0.5	LSB <sup>4</sup>
Input leakage error <sup>8</sup>	all modes	D	EIL		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C– 25°C	D	m	_	3.266	_	mV/°C
	25°C– 125°C	1			3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	_	1.36	—	V

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDX} = 5.0 \text{ V}$ ,  $V_{DD} \ge 5.3 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

 To get better ADC performance: For the application case of V<sub>DD</sub><5.3 V, suggest to select V<sub>REFH</sub> as ADC reference. For the application case VDD≥5.3 V, suggest to select V<sub>DDX</sub> as ADC reference.

- 4. 1 LSB =  $(V_{\text{REFH}} V_{\text{REFL}})/2^N$
- 5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 6.  $V_{ADIN} = V_{SSA}$
- 7.  $V_{ADIN} = V_{DDA}$
- 8.  $I_{In}$  = leakage current (refer to DC characteristics)

# 3.3.2 CMP and 6-bit DAC electrical specifications

### Table 13. Comparator and 6-bit DAC electrical specifications

Symbol	Description		Min.	Тур.	Max.	Unit
V <sub>DDX</sub>	Supply voltage		4.20	5.0	5.25	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN=1, PMODE=1)		—	100	_	μΑ
I <sub>DDLS</sub>	Supply current, low-speed	I mode (EN=1, PMODE=0)	—	18	20	μA
V <sub>AIN</sub>	Analog input voltage		V <sub>SS</sub> – 0.3		V <sub>DDX</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	e	_		40	mV
V <sub>H</sub>	Analog comparator hysteresis	CR0[HYSTCTR] = 0	_	15	20	mV
		CR0[HYSTCTR] = 1	_	20	30	mV
V <sub>CMPOh</sub>	Output high	1	V <sub>DDX</sub> – 0.5	_		V
V <sub>CMPOI</sub>	Output low		_		0.5	V
I <sub>ALKG</sub>	Analog input leakage curr	ent	_		20	nA
t <sub>DHS</sub>	Propagation delay, high-	200 mV delta voltage	_	70	120	ns
	speed mode (EN=1, PMODE=1)	100 mV delta voltage	_	100	150	ns
		50 mV delta voltage	_	200	250	ns
t <sub>DLS</sub>	Propagation delay, low-	200 mV delta voltage	_	400	600	ns
	speed mode (EN=1, PMODE=0) 100 mV delta voltage		—	600	800	ns

Symbol	Description		Min.	Тур.	Max.	Unit
		50 mV delta voltage	—	1000	1500	ns
	Analog comparator initialization delay <sup>1</sup>		—	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (e	6-bit DAC current adder (enabled)		7	_	μA
INL	6-bit DAC integral non-linearity		-0.5	_	0.5	LSB <sup>2</sup>
DNL	6-bit DAC differential non-linearity		-0.3	_	0.3	LSB

 Table 13. Comparator and 6-bit DAC electrical specifications (continued)

1. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

2. 1 LSB =  $V_{reference}/64$ 







Figure 13. Typical hysteresis vs. Vin level ( $V_{DDX} = 5.0 \text{ V}$ , PMODE = 1)



Figure 14. Typical propagation delay vs. Vin level ( $V_{DDX} = 5.0 V$ , high speed mode))



Figure 15. Typical propagation delay vs. Vin level (V<sub>DDX</sub>=5.0 V, low speed mode))

## 3.3.3 GDU characteristics

Symbol	Description		Min.	Тур.	Max.	Unit	Note
R	Internal resistor for voltage divider		—	17	—	kΩ	1
R1	PGA internal resistor 1		—	6.4x20	_	kΩ	2
R2	PGA internal resistor 2		—	6.4	_	kΩ	2
V <sub>shant</sub>	Current shunt resistor Delta voltage for negative and positive current sensor function		-80	_	80	mV	2
V <sub>OH</sub>	DC VOH for HS, V <sub>DDX</sub> =5 V, V <sub>DD</sub> =12 V	I <sub>Load</sub> =5 mA	V <sub>DD</sub> -570	V <sub>DD</sub> -301	_	mV	
		I <sub>Load</sub> =10 mA	V <sub>DD</sub> -580	V <sub>DD</sub> -313	_	mV	
		I <sub>Load</sub> =15 mA	V <sub>DD</sub> -590	V <sub>DD</sub> -323	_	mV	
		I <sub>Load</sub> =20 mA	V <sub>DD</sub> -600	V <sub>DD</sub> -333	_	mV	
	DC VOH for LS, V <sub>DDX</sub> =5	I <sub>Load</sub> =5 mA	V <sub>DDX</sub> -570	V <sub>DDX</sub> -360	_	mV	
	V, V <sub>DD</sub> =12 V	I <sub>Load</sub> =15 mA	V <sub>DDX</sub> -580	V <sub>DDX</sub> -400	_	mV	
		I <sub>Load</sub> =20 mA	V <sub>DDX</sub> -600	V <sub>DDX</sub> -420	_	mV	
V <sub>OL</sub>	DC VOL for HS, V <sub>DDX</sub> =5	I <sub>Load</sub> =5 mA	—	295	570	mV	
	V, V <sub>DD</sub> =12 V	I <sub>Load</sub> =10 mA	—	305	580	mV	

Table 14. GDU electrical specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Note
		I <sub>Load</sub> =15 mA		317	590	mV	
		I <sub>Load</sub> =20 mA	_	330	600	mV	
	DC VOL for LS, V <sub>DDX</sub> =5	I <sub>Load</sub> =5 mA	—	290	570	mV	
	V, V <sub>DD</sub> =12 V	I <sub>Load</sub> =15 mA	_	320	580	mV	
		I <sub>Load</sub> =20 mA	_	335	600	mV	
I <sub>OH</sub>	$V_{DDX}$ =5 V, $V_{DD}$ =12 V, $V_{Out}$ = $V_{DD}$ -0.4V	DC IOH at lowest strength for HS	_	7.45	-	mA	
	$V_{DDX}$ =5 V, $V_{DD}$ =12 V, $V_{Out}$ = $V_{DDX}$ -0.4V	DC IOH at lowest strength for LS	—	7.45	-	mA	
I <sub>OL</sub>	V <sub>DDX</sub> =5 V, V <sub>DD</sub> =12 V V <sub>Out</sub> =V <sub>clamp</sub> +0.4V	DC IOL at lowest strength for HS	_	6.45	-	mA	
	V <sub>DDX</sub> =5 V, V <sub>DD</sub> =12 V V <sub>Out</sub> =V <sub>SS</sub> +0.4V	DC IOL at lowest strength for LS	_	6.45	-	mA	
R <sub>pullup</sub>	Pullup resistor of HS pre-	driver, gate to source of	192	226	260	kΩ	
R <sub>pulldown</sub>	Pulldown resistor of LS predriver, gate to source of NFET		30	40	50	kΩ	
V <sub>clamp1</sub>	$V_{DD}$ -Vo_clamp in regulation mode with 5.5 V $\leq$ $V_{DD} \leq$ 18 V, loading current is less than 10 mA		4.5	5	5.5	V	
V <sub>clamp2</sub>	V <sub>DD</sub> -Vo_clamp in open lo V <sub>DD</sub> < 5.5 V, loading curr		4.0	-	5	V	
I <sub>Load</sub>	The sink current capabilit	ty	_	_	10	mA	
	Line regulation, $\Delta V_{clamp}$ over $\Delta V_{DD}$	$4.5 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}^3$	_	1000		mV/V	
		5.5 V ≤ V <sub>DD</sub> ≤ 18 V	_	10		mV/V	
	Load regulation, $\Delta V_{clamp}$	$4.5 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}^3$	_	25	_	Ω	
	over ∆l <sub>Load</sub>	5.5 V ≤ V <sub>DD</sub> ≤ 18 V	_	1	_	Ω	
OVP_22V_ a	22V over-voltage assertii	ng threshold	21	22	23	V	
OVP_22V_ d	22V over-voltage de-ass	erting threshold	19	20	21	V	
OVP_22V_ h	22V over-voltage hystere	sis	1.9	2	2.1	V	
OVP_24V_ a	24V over-voltage assertin	ng threshold	23	24	25	V	
OVP_24V_ d	24V over-voltage de-ass	erting threshold	22	23	24	V	
OVP_24V_ h	24V over-voltage hystere	esis	0.9	1	1.1	V	

1. Customer need to add external resistor Rext1 for voltage divider. For example ,if Rext1=85 k $\Omega$  ,1/6 voltage divider; if Rext1=105 k $\Omega$  ,1/7 voltage divider.

 PGA gain is default to 20X. User can cascade one external series resistor (Rext2) to reduce the PGA gain. To keep the current sensor PGA output without saturation distortion, the selected Rext2 must meet PGA output=V<sub>REF</sub>+(R1/ (R2+R<sub>ext2</sub>))xV<sub>shunt</sub>, V<sub>REF</sub>=0.5xV<sub>DDX</sub>, see reference manual for the R1 and R2.

3. This 5.5 V is a rough value, each part might has different value but around 5.5 V.

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DDX</sub>	Supply voltage	4.20	5.0	5.25	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN=1, PMODE=1)	_	100	—	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—	18	20	μA
V <sub>AIN</sub>	Analog input voltage	0	_	V <sub>DDX</sub> -1	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	40	mV
V <sub>H</sub>	Analog comparator hysteresis				
	• CR0[HYSTCTR] = 0	_	15	20	mV
	• CR0[HYSTCTR] = 1	—	20	30	mV
V <sub>CMPOh</sub>	Output high	V <sub>DDX</sub> – 0.5		—	V
V <sub>CMPOI</sub>	Output low	_		0.5	V
I <sub>ALKG</sub>	Analog input leakage current	_	_	20	nA
t <sub>DHS</sub>			70	120	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0), 200mV delta voltage	—	400	600	ns
	Analog comparator initialization delay <sup>1</sup>	_	_	40	μs

 Table 15. GDU phase detector ACMP electrical specifications

1. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

### Table 16. GDU over current protect ACMP electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DDX</sub>	Supply voltage	4.20	5.0	5.25	V
IDDHS	Supply current, high-speed mode (EN=1, PMODE=1)	—	100	_	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—	18	20	μA
V <sub>AIN</sub>	Analog input voltage	$V_{SS} - 0.3$		V <sub>DDX</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	—	20	40	mV
V <sub>H</sub>	Analog comparator hysteresis				
	• CR0[HYSTCTR] = 0	_	15	20	mV
	• CR0[HYSTCTR] = 1	_	20	30	mV
V <sub>CMPOh</sub>	Output high	V <sub>DDX</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	—	_	0.5	V
I <sub>ALKG</sub>	Analog input leakage current	_	_	20	nA
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1), 200mV delta voltage	—	70	120	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0), 200mV delta voltage <sup>1</sup>	—	400	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	_	40	μs
INL	6-bit DAC integral non-linearity	-0.5		0.5	LSB <sup>3</sup>

Table 16. GDU over current protect ACMP electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. This ACMP is used for over-current protection, customer can use low power mode to avoid sparkles. Digital filter can produce max of 12.8 µs filter window.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB =  $V_{reference}/64$ 

## 3.4 Communication interfaces

### 3.4.1 Inter-Integrated Circuit Interface (I2C) timing Table 17. I2C timing

Characteristic	Symbol	Standa	Standard Mode F		Fast Mode	
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	—	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	—	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	—	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	—	0.6	—	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3, 6</sup>	—	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	—	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	—	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only achieved when using the High drive pins (see DC characteristics) or when using the Normal drive pins and V<sub>DDX</sub> ≥ 2.7 V

 The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.

4. Input signal Slew = 10 ns and Output Load = 50 pF

5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.

### Dimensions

A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement t<sub>SU; DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.





Figure 16. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

# 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
24-pin QFN	98ASA00602D

# 5 Pinout

## 5.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

24 QFN	Pin Name	Default/ALT0	ALT1	ALT2	ALT3
1	PTB5	PWM_WL			PTB5

24 QFN	Pin Name	Default/ALT0	ALT1	ALT2	ALT3
2	PWM_UH	PWM_UH			
3	PWM_VH	PWM_VH			
4	PWM_WH	PWM_WH			
5	VCLAMP	VCLAMP			
6	VDD	VDD			
7	VDDX	VDDX			
8	VSS	VSS			
9	PTB6/ RESET_b	RESET_b		TCLK	PTB6
10	PTC0	CMP_REF/ VREFH	PWM_FAULT0	CLK_IN	PTC0
11	PTB7/ BKGD/ MS	BKGD/ MS		CLKOUT	PTB7
12	PTA7	PWT1	ТХ	XB_OUT1	PTA7/ KBI7
13	PTA6	PWT0	RX	XB_IN1	PTA6/ KBI6
14	PTA5	TX	SDA	XB_OUT0	PTA5/ KBI5
15	PTA4	RX	SCL	XB_IN0	PTA4/ KBI4
16	PTA3	AMP1_M/ ADC1AD1	CLKOUT	XB_OUT1	PTA3/ KBI3
17	PTA2	AMP1_P/ CMP2/ ADC1AD0	XB_IN1	XB_OUT0	PTA2/ KBI2
18	PTA1	AMP0_M/ CMP1/ ADC0AD1	XB_OUT0	XB_IN1	PTA1/ KBI1
19	PTA0	AMP0_P/ CMP0/ ADC0AD0	CLK_IN	XB_IN0	PTA0/ KBIO
20	PTB0	GDU_CMP0/ ADC0AD2/ ADC1AD2			PTB0
21	PTB1	GDU_CMP1/ ADC0AD3/ ADC1AD3			PTB1
22	PTB2	GDU_CMP2/ ADC0AD4/ ADC1AD4			PTB2
23	PTB3	PWM_UL			PTB3
24	PTB4	PWM_VL			PTB4

# 5.2 Pinout

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see Signal multiplexing and pin assignments.



Figure 17. 24-pin QFN pinout diagram

# 6 Part identification

# 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

# 6.2 Format

Part numbers for this device have the following format:

MC 9 S08 SU AA B CC

# 6.3 Fields

This table lists the possible values for each field in the part number :

Field	Description	Values
MC	Qualification status	• MC = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
SU	Device family	• SU
AA	Approximate flash size in KB	<ul> <li>8 = 8 KB</li> <li>16 = 16 KB</li> </ul>
В	Temperature range (°C)	• V = -40 to 105
CC	Package designator	• FK = 24-pin QFN

## 6.4 Example

This is an example part number:

MC9S08SU16VFK

# 7 Terminology and guidelines

# 7.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

## 7.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## 7.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

## 7.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

# 7.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

## 7.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

# 7.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

## 7.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

# 7.5 Result of exceeding a rating





# 7.6 Relationship between ratings and operating requirements

# 7.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 7.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

# 7.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μA

# 7.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 7.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	C°
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

Table 18.	Tvpica	l value	conditions
	iypiou	i vaiao	oonantiono

## 7.10 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 19. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 8 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
1	09/2016	Initial public release.
2	11/2016	Added MC9S08SU8VFK part.

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2016 NXP B.V.

Document Number Document Number: MC9S08SU16 Revision 2, 11/2016

