

Maxim > Design Support > Technical Documents > Application Notes > Microprocessor Supervisor Circuits > APP 51 Keywords: NV SRAM, SRAM, power fail, nonvolatile memory, power failure, nvsram, PF

APPLICATION NOTE 51 How to Save Data During a Power Fail Without Corrupting It

May 31, 2001

Abstract: The following application note discusses how the DS1233 can be used to save data during a power failure without corrupting the NV SRAM.

For many memory systems requiring nonvolatile memory, Dallas Semiconductor NV SRAMs offer an SRAM's ease of implementation coupled with write protection circuitry and a 10 year information storage capability. NV SRAMs automatically write protect themselves when they detect an out-of-tolerance condition (usually at 10% of V_{CC}), making them a secure receptacle for data to be protected during a power failure.

One issue that is not addressed by the secure write protection strategy of the NV SRAM is this: what happens to the data currently being processed during a power failure? If the voltage has fallen to 10% of V_{CC} , time has already run out to perform any system housekeeping functions such as storing off data and storing the state of the microprocessor. What is required to truly address this need to "save data before write-protecting memory" is a method to detect an impending power failure well before the power supply has fallen to 10% of V_{CC} so that a microprocessor can perform these housekeeping functions.

One way to accomplish this task is to use a second voltage monitoring device. Dallas Semiconductor manufactures the DS1233B, a 5V-5% voltage monitor in a 3-pin TO-92 size package. This 5% monitor drives an active low reset signal, RST-bar, as soon as it detects an out-of-tolerance condition. This active low signal can be used as an IRQ-bar input to a microprocessor, providing the microprocessor with an advanced warning that the power supply is falling, and giving it time to service the interrupt before the system's nonvolatile memory has been write protected. The following diagram illustrates this concept.

5V - 5% IRQ-bar Generation



You might wonder of what use the time between a 5% and 10% drop in a 5V power supply could possibly be to a microprocessor. After all, don't power supplies fall rapidly when they do go through a hard failure? The answer is, yes, of course they do. But, fortunately, microprocessors can service interrupts and process information even faster. All that is required is that the system's interrupt servicing software be configured so that it quickly identifies and services external interrupts. An example follows of how useful this time can be.

For the sake of this discussion, let's make several assumptions about the conditions that exist inside of the system in question. Let's assume:

- 1. That the power supply falls quickly, taking only 300 microseconds to fall from 4.75 to 4.0 volts.
- 2. That the microprocessor in question runs at a relatively moderate clock speed of 25MHz.
- 3. That this microprocessor is a common 8-bit device, requiring on the order of six clocks to execute a single instruction.

With this set of givens, how many instructions should the processor be able to execute between the 5% and 10% trip points on a 5V power supply?

1/25MHz = 40ns clockssix clocks/instruction = 240ns per instruction (4.75-4.00)/300 µs = 0.0025V/µs 5% - 10% drop = 0.25V; hence 5%-10% drop = 100µs

 $100\mu s/240ns$ per instruction = 416 instructions

Having 416 executable instructions at your disposal versus having none during a power down makes a big difference in saving 256 bytes of information or losing it, or in saving the state machine of the processor or losing it. In addition, the variables can be modified by design to give the processor even more time. The rate of fall of voltage of the power supply during a power failure can be slowed by adding capacitance. Processors requiring fewer than six clocks to execute an instruction can be used. In any case, using a DS1233B in conjunction with your NV SRAM requirements can give you the additional time

you need to execute an orderly system shutdown, without corrupting your memory or allowing your microprocessor to run out of control.

Ordering Information



A7	1		24	Vcc	NO	1		28	V _{DC}
Aß	2		23	A8	A12	2 2		27	WE
A5	3		22	A9	A	3		26	NC
A5 A4	4		21	WE	A	3 4		25	AS
A4 A3			20	OE	At	5 6		24	A9
	Б	DS1220			A	6		23	A11
A2 A1	6 7	2K X 8	19 18	A10 CE	A	3 7	DS1225 8K X 8	22	OE
AO	8		17	DQ7	A	2 8		21	A10
DQ0	9		16	DQ6	A	1 9		20	CE
DQ1	10		15	DQ5	Al			19	DQ7
D02	11		14	DQ4	DO			18	DQ6
GND			13	DQ3	DQ:	r .		17	DQS
GND	12		13	Dup	DQ			16	DQ4
					GNE	14		15	DQ3
A14	1		28	Voc					
A12	2		27	WE					
A7	3		26	A13	NC	1		32	Vcc
Aß	4		25	A8	A16	2		31	A15
A5	6		24	A9	A14	3		30	3
A4	6	0.04000	23	A11	A12	4		29	WE
A3	7	DS1230 32K X 8	22		A7	б		28	A13
A2	8		21		Aß	6		27	AB
A1	9		20	CE	A5	7		26	A9
A0 DQ0	10		19 18		A4	8	DS1245	25	A11
DQ1	11 12		17		A3	9	128K X 8	24	OE
DQ1	13		16	DQ5 DQ4	A2	10		23	A10
GND	14		15	DQ4 DQ3	A1	11		22	CE
SHD [14		10	645	AO	12		21	DQ7
					DQ0	13		20	DQ6
A18	1		32	Voc	DQ1	14		19	DQ5
A16	2		31	A15	DQ2	15		18	DQ4
A14			30	A17	GND	16		17	DQ3
A12 A7	4 5		29 28	WE A13					
A/ A6	E		20	AB					
A5	7		26	A9					
A4	E	DS1250	25	A11					
A3		512K X 8	24	OE					
A2 A1	10 11		23 22	A10 CE					
A1 A0	12		22	DQ7					
DQ0			20	DQ6					
DQ1	14		19	DQ6					
DQ2	15		18	DQ4					
GND	16		17	DQS					

Related Parts							
DS1233	5V EconoReset	Free Samples					

More Information

For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 51: http://www.maximintegrated.com/an51

APPLICATION NOTE 51, AN51, AN 51, APP51, Appnote51, Appnote 51 Copyright © by Maxim Integrated Products Additional Legal Notices: http://www.maximintegrated.com/legal