

Product data

2003 Dec 18





Product data

PCA9510; PCA9511

DESCRIPTION

The PCA9510 and PCA9511 are hot swappable I²C and SMBus buffers that allows I/O card insertion into a live backplane without corrupting the data and clock buses. Control circuitry prevents the backplane from being connected to the card until a stop command or bus idle occurs on the backplane without bus contention on the card. When the connection is made, the PCA9510 and PCA9511 provides bi-directional buffering, keeping the backplane and card capacitances isolated.

The PCA9511 rise time accelerator circuitry allows the use of weaker DC pull-up currents while still meeting rise time requirements, while the PCA9510 has no rise time accelerator circuitry to prevent interference when there are multiple devices in the same system. The PCA9510 and PCA9511 incorporate a digital ENABLE input pin, which enables the device when asserted HIGH and forces the device into a low current mode when asserted LOW, and an open-drain READY output pin, which indicates that the backplane and card sides are connected together (HIGH) or not (LOW).

During insertion, the PCA9510 (IN only) and PCA9511 SDA and SCL lines are precharged to 1 V to minimize the current required to charge the parasitic capacitance of the chip.

APPLICATION

 cPCI, VME, AdvancedTCA cards and other multi-point backplane cards that are required to be inserted or removed from an operating system.



FEATURES

- Bi-directional buffer for SDA and SCL lines increases fanout and prevents SDA and SCL corruption during live board insertion and removal from multi-point backplane systems
- Compatible with I²C standard mode, I²C fast mode, and SMBus standards
- <u>AV/At</u> rise time accelerators on all SDA and SCL lines (PCA9511 only)
- Rise time accelerator threshold of 0.6 V
- Active high ENABLE input
- Active high READY open-drain output
- High impedance SDA and SCL pins for V_{CC} = 0 V
- 1 V precharge on all SDA and SCL lines (PCA9510 IN only)
- Supports clock stretching and multiple master arbitration/synchronization
- Operating power supply voltage range: 2.7 V to 5.5 V
- 5.5 V tolerant I/Os
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Package offer: SO8, TSSOP8

PACKAGES **TEMPERATURE RANGE ORDER CODE TOPSIDE MARK** DRAWING NUMBER PCA9510D PCA9510 SOT96-1 8-pin plastic SO -40 to +85 °C 8-pin plastic SO -40 to +85 °C PCA9511D PCA9511 SOT96-1 8-pin plastic TSSOP (MSOP) -40 to +85 °C PCA9510DP 9510 SOT505-1 8-pin plastic TSSOP (MSOP) -40 to +85 °C PCA9511DP 9511 SOT505-1

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

ORDERING INFORMATION

Product data

PCA9510; PCA9511

PIN CONFIGURATION



Figure 1. Pin configuration.

PIN DESCRIPTION

PIN	SYMBOL	DESCRIPTION
1	ENABLE	Chip enable pin. Grounding this pin puts the part in a low current (<1 μ A) mode. It also disables the rise time accelerators, isolates SDAIN from SDAOUT and isolates SCLIN from SCLOUT.
2	SCLOUT	Serial clock output to and from the SCL bus on the card.
3	SCLIN	Serial clock input to and from the SCL bus on the backplane.
4	GND	Ground. Connect this pin to a ground plane for best results.
5	READY	This is an open-drain output which pulls LOW when SDAIN and SCLIN are disconnected from SDAOUT and SCLOUT, and turns off when the two sides are connected.
6	SDAIN	Serial data input to and from the SDA bus on the backplane.
7	SDAOUT	Serial data output to and from the SDA bus on the card.
8	V _{CC}	Power supply.

FEATURE SELECTION CHART

FEATURES	PCA9510	PCA9511	PCA9512	PCA9513	PCA9514
Idle detect	Yes	Yes	Yes	Yes	Yes
High impedance SDA, SCL pins for $V_{CC} = 0 V$	Yes	Yes	Yes	Yes	Yes
Rise time accelerator circuitry on all SDA and SCL lines	_	Yes	Yes	Yes	Yes
Rise time accelerator circuitry hardware disable pin for lightly loaded systems	_	_	Yes	_	_
Rise time accelerator threshold 0.8 V vs 0.6 V improves noise margin	_	—	—	Yes	Yes
Ready open drain output	Yes	Yes	—	Yes	Yes
Two V_{CC} pins to support 5 V to 3.3 V level translation with improved noise margins	_	_	Yes	_	_
1 V precharge on all SDA and SCL lines	IN only	Yes	Yes	—	—
92 μ A current source on SCLIN and SDAIN for PICMG applications	—	—	—	Yes	—

PCA9510; PCA9511

TYPICAL APPLICATION — PCA9510



Figure 2. Typical application — PCA9510

BLOCK DIAGRAM — PCA9510



Figure 3. Block diagram — PCA9510

PCA9510; PCA9511

TYPICAL APPLICATION — PCA9511



Figure 4. Typical application — PCA9511

BLOCK DIAGRAM — PCA9511



Figure 5. Block diagram — PCA9511

PCA9510; PCA9511

OPERATION Start-up

An under voltage/initialization circuit holds the parts in a disconnected state which presents high impedance to all SDA and SCL pins during power-up. A low on the enable pin also forces the parts into the low current disconnected state when the I_{CC} is essentially zero. As the power supply is brought up and the enable is high or the part is powered and the enable is taken from low to high it enters an initialization state where the internal references are stabilized and the precharge circuit for PCA9510 (IN only) and PCA9511 are enabled. At the end of the initialization state the "Stop Bit And Bus Idle" detect circuit is enabled. With the enable pin high long enough to complete the initialization state and remaining high when all the SDA and SCI pins have been high for the bus idle time or when all pins are high and a stop condition is seen on the SDAIN and SCLIN pins, SDAIN is connected to SDAOUT and SCLIN is connected to SCLOUT. The 1 V precharge circuitry is activated during the initialization and is deactivated when the connection is made. The precharge circuitry pulls up the SDA and SCL pins to 1 V through individual 100 k nominal resistors. This precharges the pins to 1 V to minimize the worst case disturbances that result from inserting a card into the backplane where the backplane and the card are at opposite logic levels.

Connect Circuitry

Once the connection circuitry is activated, the behavior of SDAIN and SDAOUT as well as SCLIN and SCLOUT become identical with each acting as a bidirectional buffer that isolates the input capacitance from the output bus capacitance while communicating the logic levels. A low forced on either SDAIN or SDAOUT will cause the other pin to be driven to a low by the part. The same is also true for the SCL pins. Noise between $0.7V_{CC}$ and V_{CC} is generally ignored because a falling edge is only recognized when it falls below $0.7V_{CC}$ with a slew rate of at least 1.25 V/µs. When a falling edge is seen on one pin the other pin in the pair turns on a pull down driver that is referenced to a small voltage above the falling pin. The driver will pull the pin down at a slew rate determined by the driver and the load initially, because it does not start until the first falling pin is below 0.7V_{CC}. The first falling pin may have a fast or slow slew rate, if it is faster than the pull down slew rate then the initial pull down rate will continue. If the first falling pin has a slow slew rate then the second pin will be pulled down at its initial slew rate only until it is just above the first pin voltage the they will both continue down at the slew rate of the first.

Once both sides are low they will remain low until all the external drivers have stopped driving lows. If both sides are being driven low to the same value for instance, 10 mV by external drivers, which is the case for clock stretching and is typically the case for acknowledge, and one side external driver stops driving that pin will rise and rise above the nominal offset voltage until the internal driver catches up and pulls it back down to the offset voltage. This bounce

is worst for low capacitances and low resistances, and may become excessive. When the last external driver stops driving a low, that pin will bounce up and settle out out just above the other pin as both rise together with a slew rate determined by the internal slew rate control and the RC time constant. As long as the slew rate is at least 1.25 V/µs, when the pin voltage exceeds 0.6 V for the PCA9511, the rise time accelerators circuits are turned on and the pull down driver is turned off.

Propagation Delays

The delay for a rising edge is determined by the combined pull-up current from the bus resistors and the rise time accelerator current source and the effective capacitance on the lines. If the pull-up currents are the same, any difference in rise time is directly proportional to the difference in capacitance between the two sides. The t_{PLH} may be negative if the output capacitance is less than the input capacitance and would be positive if the output capacitance is larger than the input capacitance, when the currents are the same.

The t_{PHL} can never be negative because the output does not start to fall until the input is below 0.7V_{CC}, and the output turn on has a non zero delay, and the output has a limited maximum slew rate, and even if the input slew rate is slow enough that the output catches up it will still lag the falling voltage of the input by the offset voltage. The maximum t_{PHL} occurs when the input is driven low with zero delay and the output is still limited by its turn on delay and the falling edge slew rate. The output falling edge slew rate is a function of the internal maximum slew rate which is a function of temperature. V_{CC} and process, as well as the load current and the load capacitance.

Rise Time Accelerators

During positive bus transitions a 2 mA current source is switched on to quickly slew the SDA and SCL lines high once the input level of 0.6 V for the PCA9511 is exceeded. The rising edge rate should be at least 1.25 V/ μ s to guarantee turn on of the accelerators. The PCA9510 doesn't have any rise time accelerator circuitry.

READY Digital Output

This pin provides a digital flag which is low when either ENABLE is low or the start-up sequence described earlier in this section has not been completed. READY goes high when ENABLE is high and start-up is complete. The pin is driven by an open drain pull-down capable of sinking 3 mA while holding 0.4 V on the pin. Connect a resistor of 10 k to V_{CC} to provide the pull-up.

ENABLE Low Current Disable

Grounding the ENABLE pin disconnects the backplane side from the card side, disables the rise-time accelerators, drives READY low, disables the bus precharge circuitry, and puts the part in a low current state. When the pin voltage is driven all the way to V_{CC} , the part waits for data transactions on both the backplane and card sides to be complete before reconnecting the two sides.

PCA9510; PCA9511

Resistor Pull-up Value Selection

The system pull-up resistors must be strong enough to provide a positive slew rate of 1.25 V/ μ s on the SDA and SCL pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value using the formula:

$$R \le 800 \cdot 10^3 \times \frac{V_{CC(MIN)} - 0.6}{C}$$

where R is the pull-up resistor value in Ω , V_{CC(MIN)} is the minimum V_{CC} voltage in volts and C is the equivalent bus capacitance in picofarads (pF).

In addition, regardless of the bus capacitance, always choose R \leq 16 k Ω for V_{CC} = 5.5 V maximum, R \leq 24 k Ω for V_{CC} = 3.6 V maximum. The start-up circuitry requires logic high voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the precharge voltage. See the curves in Figures 6 and 7 for guidance in resistor pull-up selection.



Figure 6. Bus requirements for 3.3 V systems



Figure 7. Bus requirements for 5 V systems

Minimum SDA and SCL Capacitance Requirements

The device connection circuitry requires a minimum capacitance loading on the SDA and SCL pins in order to function properly. The value of this capacitance is a function of V_{CC} and the bus pull-up resistance. Estimate the bus capacitance on both the backplane and the card data and clock buses, and refer to Figures 6 and 7 to choose appropriate pull-up resistor values. Note from the figures that 5 V systems must have at least 47 pF capacitance on their buses and 3.3 V systems must have at least 22 pF capacitance for proper operation. For applications with less capacitance, add a capacitor to ground to ensure these minimum capacitance conditions.

Hot Swapping and Capacitance Buffering Application

Figures 8 through 11 illustrate the usage of the PCA9510 and PCA9511 in applications that take advantage of both its hot swapping and capacitance buffering features. In all of these applications, note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise- and fall-time requirements difficult to meet. Placing a bus buffer on the edge of each card, however, isolates the card capacitance from the backplane. For a given I/O card, the PCA9510 and PCA9511 drive the capacitance of everything on the card and the backplane must drive only the capacitance of the bus buffer, which is less than 10 pF, the connector, trace, and all additional cards on the backplane.

See Application Note *AN10160, Hot Swap Bus Buffer* for more information on applications and technical assistance.





NOTE: The PCA9510 and PCA9511 can be used in any combination depending on the number of rise time accelerators that are needed by the system. Normally only one PCA9511 would be required per bus.

Figure 8. Hot swapping multiple I/O cards into a backplane using the PCA9510 and PCA9511 in a CompactPCI, VME, and AdvancedTCA system



Figure 9. Hot swapping multiple I/O cards into a backplane using the PCA9510 and PCA9511 in a PCI system

PCA9510; PCA9511



NOTE:

1. See Application Note AN255 - I²C Repeaters, Hubs, and Expanders for more information on other devices better optimized for long distance transmission of the I²C or SMBus.

Figure 10. Repeater/bus extender application using the PCA9510 and PCA9511



Figure 11. System with disparate $V_{\mbox{CC}}$ voltages

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134). Voltages with respect to pin GND.

	LIMITS		IITS	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	Supply voltage range V_{CC}	-0.5	+7	V
V _n	SDAIN, SCLIN, SDAOUT, SCLOUT, READY, ENABLE	-0.5	+7	V
T _{opr}	Operating temperature range	-40	+85	°C
T _{stg}	Storage temperature range	-65	+125	°C
T _{sld}	Lead soldering temperature (10 sec max)	—	+300	°C
T _{j(max)}	Maximum junction temperature	_	+125	°C

NOTE:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PCA9510; PCA9511

ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.7 V to 5.5 V; T_{amb} = -40 to +85 $^\circ C$ unless otherwise noted.

evwpol	DADAMETER	TEAT CONDITIONS	LIMITS			11507
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power supp	ly		•			
V _{CC}	Supply voltage	Note 1.	2.7	_	5.5	V
Icc	Supply current	$V_{CC} = 5.5 V;$ $V_{SDAIN} = V_{SCLIN} = 0 V;$ Note 1.	—	2.8	6	mA
I _{CC(sd)}	Supply current in shut-down mode	$V_{\text{ENABLE}} = 0 \text{ V}$, all other pins at V_{CC} or GND	—	200	—	μA
Start-up circ	cuitry					
V _{PRE}	Precharge voltage	SDA, SCL floating; Note 1.	0.8	1.0	1.2	V
V _{EN}	Enable threshold voltage		—	$0.5 \times V_{CC}$	0.7 x V _{CC}	V
V _{DIS}	Disable threshold voltage		0.3 x V _{CC}	0.5 x V _{CC}	—	V
I _{EN}	Enable input current	Enable from 0 V to V _{CC}	—	±0.1	±1	μA
t _{EN}	Enable delay or initialization time		—	130	—	μs
tIDLE	Bus idle time	Note 1.	50	120	250	μs
t _{DIS}	Disable time, ENABLE to Ready		—	15	—	ns
t _{STOP}	SDA _{IN} to READY deLay after STOP	Note 7	—	1.3	—	μs
t _{READY}	SCL _{OUT} /SDA _{OUT} to READY	Note 7	—	1.2	—	μs
I _{OFF}	Ready off state leakage current	$V_{EN} = V_{CC}$		±0.3	—	μA
Ci	ENABLE capacitance	$V_I = V_{CC}$ or GND, Note 4	—	2	—	pF
CO	Ready capacitance	$V_{I} = V_{CC}$ or GND, Note 4	—	2	—	pF
V _{OL(READY)}	LOW-level output voltage on READY pin	$I_{pull-up} = 3 \text{ mA}; V_{EN} = V_{CC}$, Note 1.	—	-	0.4	V
Rise time ac	celerators					
PULLUPAC	Transient boosted pull-up current	Positive transition on SDA, SCL, $V_{CC} = 2.7 V$; Slew rate = 1.25 V/µs Note 2.	1	2	—	mA
Input-output	t connection					
V _{OS}	Input-output offset voltage	10 k Ω to V _{CC} on SDA, SCL; V _{CC} = 3.3 V; Note 1; Note 3.	0	65	150	mV
f _{SCL_SDA}	operating frequency		0	_	400	kHz
t _{PLH}	SCL to SCL and SDA to SDA	10 k Ω to V _{CC} , C _L = 100 pF each side	—	25	—	ns
t _{PHL}	SCL to SCL and SDA to SDA	10 k Ω to V _{CC} , C _L = 100 pF each side	—	380	—	ns
C _{IN}	Digital input capacitance	Note 4	—	1 —	10	pF
V _{OL}	LOW-level output voltage	Input = 0 V, SDA, SCL pins, I_{SINK} = 3 mA; V_{CC} = 2.7 V; Note 1	0	-	0.4	V
ILI	Input leakage current	SDA, SCL pins = V _{CC} = 5.5 V	—	1 _	±5	μA

PCA9510; PCA9511

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
System cha	racteristics					
f _{I2C}	I ² C operating frequency		0	—	400	kHz
t _{BUF}			—	—	μs	
t _{hD,STA} Hold time after (repeated) start condition		Note 4	0.6	-	_	μs
t _{su,STA} Repeated start condition setup time		Note 4	0.6	_	_	μs
t _{su,STO} Stop condition setup time		Note 4	0.6	—	_	μs
t _{hD,DAT}	Data hold time	Note 4	300	—	_	μs
t _{su,DAT}	Data setup time	Note 4	100	_	_	μs
t _{LOW}	Clock low period	Note 4	1.3	_	_	μs
tHIGH	Clock high period	Note 4	0.6		_	μs
t _t	Clock, data fall time	Notes 4 and 5	20 +0.1 x C _B	—	300	ns
t _r	Clock, data rise time	Notes 4 and 5	20 +0.1 x C _B	_	300	ns

NOTES:

NOTES:
 This specification applies over the full operating temperature range.
 I_{PULLUPAC} varies with temperature and V_{CC} voltage, as shown in the Typical Performance Characteristics section.
 The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the pull-up resistor and V_{CC} voltage is shown in the Typical Performance Characteristics section.
 Guaranteed by design, not production tested.
 C_B = total capacitance of one bus line in pF.
 SDA_IN/SCL_IN = 0.1 V, SDA_OUT/SCL_OUT through resistor to V_{CC}.
 Delays that can occur after ENABLE and/or idle times have passed.

PCA9510; PCA9511

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. I_{CC} versus Temperature.



Figure 13. IPULLUPAC versus Temperature.



Figure 14. Input-output t_{PHL} versus Temperature.



Figure 15. Connection circuitry V_{OUT} - V_{IN}.



Figure 16. Timing for $t_{\mbox{ENABLE}}, t_{\mbox{IDLE}}, \mbox{and } t_{\mbox{DISABLE}}$



Figure 17. t_{STOP} that can occur after t_{ENALBE}



Figure 18. t_{READY} delay that can occur after t_{ENALBE} and t_{IDLE}



Figure 19. Test circuitry for switching times

Product data





REVISION HISTORY

Rev	Date	Description
_1	20031202	Product data (9397 750 12561); ECN 853-2442 01-A14987 dated 15 December 2003.

PCA9510; PCA9511



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

sales.addresses@www.semiconductors.philips.com.

For sales offices addresses send e-mail to:

All rights reserved. Printed in U.S.A.

Document order number:

HILIPS

Date of release: 12-03

© Koninklijke Philips Electronics N.V. 2002

9397 750 12561

Let's make things better.

