

LTC2844

### 3.3V Software-Selectable Multiprotocol Transceiver

### FEATURES

- Software-Selectable Transceiver Supports: RS232, RS449, EIA530, EIA530-A, V.35, V.36, X.21
- Operates from Single 3.3V Supply with LTC2846
- TUV Rheinland of North America Inc. Certified NET1, NET2 and TBR2 Compliant, Report No.: TBR2/051501/02
- Complete DTE or DCE Port with LTC2846
- 28-Lead SSOP Surface Mount Package

### **APPLICATIONS**

- Data Networking
- CSU and DSU
- Data Routers

### TYPICAL APPLICATION

### DESCRIPTION

The LTC<sup>®</sup>2844 is a 4-driver/4-receiver multiprotocol transceiver. The LTC2844 and LTC2846 form the core of a complete software-selectable DTE or DCE interface port that supports the RS232, RS449, EIA530, EIA530-A, V.35, V.36 or X.21 protocols.

The LTC2844 operates from a 3.3V supply and supplies provided by the LTC2846. The part is available in a 28-lead SSOP surface mount package.

T, LTC and LT are registered trademarks of Linear Technology Corporation.



#### DTE or DCE Multiprotocol Serial Interface with DB-25 Connector



### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Supply Voltage

Supply Follage
V <sub>CC</sub> –0.3V to 6.5V
V <sub>IN</sub> –0.3V to 6.5V
V <sub>EE</sub> –10V to 0.3V
V <sub>DD</sub> 0.3V to 10V
Input Voltage
Transmitters $-0.3V$ to (V <sub>CC</sub> + 0.3V)
Receivers
Logic Pins $-0.3V$ to $(V_{CC} + 0.3V)$
Output Voltage
Transmitters $(V_{EE} - 0.3V)$ to $(V_{DD} + 0.3V)$
Receivers $-0.3V$ to $(V_{IN} + 0.3V)$
Short-Circuit Duration
Transmitter Output Indefinite
Receiver Output Indefinite
V <sub>FF</sub>
Operating Temperature Range
LTC2844CG0°C to 70°C
LTC2844IG –40°C to 85°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec)

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 5V, V<sub>IN</sub> = 3.3V, V<sub>DD</sub> = 8V, V<sub>EE</sub> = -7V for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supplies			I				
I <sub>CC</sub>	V <sub>CC</sub> Supply Current (DCE Mode, All Digital Pins = GND or V <sub>IN</sub> )	RS530, RS530-A, X.21 Modes, No Load RS530, RS530-A, X.21 Modes, Full Load V.28 Mode, No Load V.28 Mode, Full Load No-Cable Mode	•		2.7 95 1 1 600	120 2 2 1200	mA mA mA mA μA
IEE	V <sub>EE</sub> Supply Current (DCE Mode Unless Otherwise Noted, All Digital Pins = GND or V <sub>IN</sub> )	RS530, RS530-A, X.21 Modes, No Load RS530, X.21 Modes, Full Load (DTE Mode) RS530-A, Full Load (DTE Mode) V.28 Mode, No Load V.28 Mode, Full Load No-Cable Mode			1.6 14 25 1 7.5 10		mA mA mA mA μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current (DCE Mode, All Digital Pins = GND or V <sub>IN</sub> )	RS530, RS530-A, X.21 Modes, No Load RS530, RS530-A, X.21 Modes, Full Load V.28 Mode, No Load V.28 Mode, Full Load No-Cable Mode			0.2 0.2 1 8 10		mA mA mA mA μA
I <sub>VIN</sub>	V <sub>IN</sub> Supply Current (DCE Mode, All Digital Pins = GND or V <sub>IN</sub> )	All Modes Except No-Cable Mode			490		μA



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 5V, V<sub>IN</sub> = 3.3V, V<sub>DD</sub> = 8V, V<sub>EE</sub> = -7V for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
P <sub>D</sub>	Internal Power Dissipation (DCE Mode, All Digital Pins = GND or $V_{\text{IN}}$	RS530, RS530-A, X.21 Modes, Full Load V.28 Mode, Full Load			210 54		mW mW
Logic Inpu	ts and Outputs						
V <sub>IH</sub>	Logic Input High Voltage			2			V
VIL	Logic Input Low Voltage					0.8	V
I <sub>IN</sub>	Logic Input Current	D1, D2, D3, D4 M0, M1, M2, DCE = GND M0, M1, M2, DCE = V <sub>IN</sub>	•	-30	-75	±10 -120 ±10	μΑ μΑ μΑ
V <sub>OH</sub>	Output High Voltage	$I_0 = -3mA$	•	2.7	3		V
V <sub>OL</sub>	Output Low Voltage	I <sub>0</sub> = 1.6mA	•		0.2	0.4	V
I <sub>OSR</sub>	Output Short-Circuit Current	$0V \le V_0 \le V_{IN}$	•			±50	mA
I <sub>OZR</sub>	Three-State Output Current		•	-30	-85	-160 ±10	μΑ μΑ
V.11 Drive	r						
V <sub>ODO</sub>	Open Circuit Differential Output Voltage	$R_L = 1.95k$ (Figure 1)				±5	V
V <sub>ODL</sub>	Loaded Differential Output Voltage	$R_L = 50\Omega$ (Figure 1)	•	0.5V <sub>0D0</sub> ±2		0.67V <sub>0D0</sub>	V V
$\Delta V_{OD}$	Change in Magnitude of Differential Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			0.2	V
V <sub>OC</sub>	Common Mode Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			3	V
$\Delta V_{0C}$	Change in Magnitude of Common Mode Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			0.2	V
I <sub>SS</sub>	Short-Circuit Current	V <sub>OUT</sub> = GND				±150	mA
I <sub>OZ</sub>	Output Leakage Current	$\label{eq:constraint} \begin{array}{c} -0.25V \leq V_0 \leq 0.25V, \mbox{ Power Off or} \\ \mbox{No-Cable Mode or Driver Disabled} \end{array}$	•		±1	±100	μΑ
t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time	LTC2844C (Figures 2, 5) LTC2844I (Figures 2, 5)	•	2 2	15 15	25 35	ns ns
t <sub>PLH</sub>	Input to Output	LTC2844C (Figures 2, 5) LTC28441 (Figures 2, 5)	•	20 20	40 40	65 75	ns ns
t <sub>PHL</sub>	Input to Output	LTC2844C (Figures 2, 5) LTC2844I (Figures 2, 5)	•	20 20	40 40	65 75	ns ns
Δt	Input to Output Difference, $ t_{PLH} - t_{PHL} $	LTC2844C (Figures 2, 5) LTC2844I (Figures 2, 5)	•	0 0	3 3	12 17	ns ns
t <sub>SKEW</sub>	Output to Output Skew	(Figures 2, 5)			3		ns
V.11 Rece	iver						
V <sub>TH</sub>	Input Threshold Voltage	$-7V \le V_{CM} \le 7V$		-0.2		0.2	V
$\Delta V_{TH}$	Input Hysteresis	$-7V \le V_{CM} \le 7V$	•		15	40	mV
I <sub>IN</sub>	Input Current (A, B)	$-10V \le V_{A,B} \le 10V$	•			±0.66	mA
R <sub>IN</sub>	Input Impedance	$-10V \le V_{A,B} \le 10V$	•	15	30		kΩ
t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time	(Figures 2, 6)			15		ns
t <sub>PLH</sub>	Input to Output	LTC2844C C <sub>L</sub> = 50pF (Figures 2, 6) LTC2844I C <sub>L</sub> = 50pF (Figures 2, 6)	•		50 50	80 90	ns ns



**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{CC} = 5V$ ,  $V_{IN} = 3.3V$ ,  $V_{DD} = 8V$ ,  $V_{EE} = -7V$  for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t <sub>PHL</sub>	Input to Output						ns ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Δt	Input to Output Difference, $ t_{PLH} - t_{PHL} $		•				ns ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V.10 Drive	r						
Pic= 450 $\Omega$ (Figure 3)0.9 $V_0$ IssShort-Circuit Current $V_0 = GND$ $\pm 150$ mAIozOutput Leakage Current $-0.25V < V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\pm 0.1$ $\pm 100$ $\mu$ AIng to Output Leakage Current $R_L = 450\Omega$ , $C_L = 100pF$ (Figures 3, 7)2 $\mu$ s $V_{\rm Fk}$ Input to Output $R_L = 450\Omega$ , $C_L = 100pF$ (Figures 3, 7)1 $\mu$ s $V_{\rm TH}$ Receiver Input Threshold Voltage $\bullet$ $-0.25$ $0.25$ $V$ $V_{\rm TH}$ Receiver Input Hysteresis $\bullet$ $-0.25$ $0.25$ $V$ $V_{\rm TH}$ Receiver Input Hysteresis $\bullet$ $-0.25$ $0.25$ $V$ $V_{\rm TH}$ Receiver Input Hysteresis $\bullet$ $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{\rm IN}$ Receiver Input Hysteresis $\bullet$ $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{\rm IN}$ Receiver Input Hysteresis $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{\rm IN}$ Receiver Input Impedance $-10V \le V_A \le 10V$ $\bullet$ $\pm 5$ $\infty$ $t_{\rm L}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $55$ ms $\infty$ $t_{\rm L}$ Input to Output Difference, $ t_{\rm PL} - t_{\rm PL}  $ $C_L = 50pF$ (Figures 4, 8) $00$ $\infty$ $m$ $t_{\rm L}$ Input to Output Difference, $ t_{\rm PL} - t_{\rm PL}  $ $C_L = 50pF$ (Figures 3, 7) $\bullet$ $4$ $30$ $V_{\rm PL}$ $t_{\rm L}$ Input to Output Difference, $ t_{\rm PL} - t_{\rm PL}  $	V <sub>0</sub>	Output Voltage	Open Circuit, R <sub>L</sub> = 3.9k		±4		±6	V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>T</sub>	Output Voltage		•				V
No-Cable Mode or Driver DisabledNo-Cable Mode or Driver DisabledNo-Cable Mode or Driver Disabled $t_{t}, t_{t}$ Rise or Fall Time $R_{L} = 450\Omega$ , $C_{L} = 100pF$ (Figures 3, 7)1µs $t_{PHL}$ Input to Output $R_{L} = 450\Omega$ , $C_{L} = 100pF$ (Figures 3, 7)1µs $V10$ Receiver $R_{L} = 450\Omega$ , $C_{L} = 100pF$ (Figures 3, 7)1µs $V10$ Receiver $\bullet$ $-0.25$ $0.25$ V $V_{TH}$ Receiver Input Hysteresis $\bullet$ $-0.25$ $0.25$ V $M_{TM}$ Receiver Input Hysteresis $\bullet$ $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{IN}$ Receiver Input Urrent $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.65$ mA $R_{IN}$ Receiver Input Urrent $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{IN}$ Receiver Input Urrent $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mA $R_{IN}$ Receiver Input Urrent $-10V \le V_A \le 10V$ $\bullet$ $15$ $\infty$ $R_{IL}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $100$ mA $R_{IL}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $\bullet$ $\bullet$ $V_2$ Output VoltageOpen Circuit $R_L = 38$ (Figure 3) $\bullet$ $\pm 5$ $\pm 10$ $V$ $V_2$ Output VoltageOpen Circuit $R_L = 38$ (Figure 3, 7) $\bullet$ $4$ $30$ $V_{IR}$ $R_S$ Short-Circuit Current $V_Q = 6ND$ $\pm 15$ $mA$ $I_D$ $I_D$ $V_2$ Output Voltage <td>I<sub>SS</sub></td> <td>Short-Circuit Current</td> <td>V<sub>0</sub> = GND</td> <td></td> <td></td> <td></td> <td>±150</td> <td>mA</td>	I <sub>SS</sub>	Short-Circuit Current	V <sub>0</sub> = GND				±150	mA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I <sub>OZ</sub>	Output Leakage Current		•		±0.1	±100	μA
Input to Output $R_L = 450\Omega_2$ , $C_L = 100pF$ (Figures 3, 7)1 $\mu_L$ V.10 Receiver $V_{TH}$ Receiver Input Threshold Voltage• $-0.25$ $0.25$ V $\Delta V_{TH}$ Receiver Input Urrent $-10V \le V_A \le 10V$ • $\pm 0.66$ mA $R_N$ Receiver Input Current $-10V \le V_A \le 10V$ •1530kCQ $I_r$ ItRise or Fall Time $C_L = 50pF$ (Figures 4, 8)15nsscscsc $L_L$ Input to Output $C_L = 50pF$ (Figures 4, 8)15nssc </td <td>t<sub>r</sub>, t<sub>f</sub></td> <td>Rise or Fall Time</td> <td><math>R_L = 450\Omega, C_L = 100pF</math> (Figures 3, 7)</td> <td></td> <td></td> <td>2</td> <td></td> <td>μs</td>	t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time	$R_L = 450\Omega, C_L = 100pF$ (Figures 3, 7)			2		μs
V.10 Receiver $V_{TH}$ Receiver Input Threshold Voltage <ul><li>-0.25</li><li>0.25</li><li>V</li><li><math>\Delta V_{TH}</math></li><li>Receiver Input Hysteresis</li><li>-10V <math>\leq V_A \leq 10V</math></li><li>25</li><li>50</li><li>mV</li><li><math>H_N</math></li><li>Receiver Input Current</li><li>-10V <math>\leq V_A \leq 10V</math></li><li>15</li><li>30</li><li>kCQ</li><li>tr, t</li><li>Rise or Fall Time</li><li>CL = 50pF (Figures 4, 8)</li><li>15</li><li>ns</li><li>tp_{LH}</li><li>Input to Output</li><li>CL = 50pF (Figures 4, 8)</li><li>109</li><li>ns</li><li>tp_{HL}</li><li>Input to Output</li><li>CL = 50pF (Figures 4, 8)</li><li>109</li><li>ns</li><li>theta</li><li>tp the to Output Difference, <math> t_{PLH} - t_{PHL} </math></li><li>CL = 50pF (Figures 4, 8)</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><li>theta</li><lit< td=""><td>t<sub>PLH</sub></td><td>Input to Output</td><td><math>R_L = 450\Omega</math>, <math>C_L = 100pF</math> (Figures 3, 7)</td><td></td><td></td><td>1</td><td></td><td>μs</td></lit<></ul>	t <sub>PLH</sub>	Input to Output	$R_L = 450\Omega$ , $C_L = 100pF$ (Figures 3, 7)			1		μs
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PHL</sub>	Input to Output	$R_L = 450\Omega$ , $C_L = 100pF$ (Figures 3, 7)			1		μs
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V.10 Recei	iver	· ·	•				
InReceiver Input Current $-10V \le V_A \le 10V$ $\bullet$ $\pm 0.66$ mAA $R_{ N}$ Receiver Input Impedance $-10V \le V_A \le 10V$ $\bullet$ 1530 $K\Omega$ $t_r, t_r$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15insins $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)109ins $\Delta t$ Input to Output $C_L = 50pF$ (Figures 4, 8)109ins $\Delta t$ Input to Output Difference, $ t_{PLH} - t_{PHL} $ $C_L = 50pF$ (Figures 4, 8)60ins $V_2$ Output VoltageOpen Circuit $R_L = 3k$ (Figure 3) $\bullet$ $\pm 10$ $V$ $V_S$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 15$ inf $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or $No-Cable Mode or Driver Disabled\bullet\pm 1\pm 100SRSlew RateR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet430V/\mu_St_{PLH}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu_SV_{TLH}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet0.3VV_{TLH}Input High Threshold Voltage\bullet0.8VV_{TLH}Input High Threshold Voltage\bullet0.10.3VV_{TLH}Input High Threshold Voltage\bullet0.10.3VV_{TLH}Input High Threshold Voltage\bullet0.10.3V$	V <sub>TH</sub>	Receiver Input Threshold Voltage			-0.25		0.25	V
$R_N$ Receiver Input Impedance $-10V \le V_A \le 10V$ •1530k\Omega $t_r, t_r$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)109ns $\Delta t$ Input to Output $C_L = 50pF$ (Figures 4, 8)109ns $\Delta t$ Input to Output Difference, $ t_{PLH} - t_{PHL} $ $C_L = 50pF$ (Figures 4, 8)60nsV.28 DriverV $R_L = 3k$ (Figure 3)• $\pm 5$ $\pm 10$ V $V_0$ Output VoltageOpen Circuit $R_L = 3k$ (Figure 3)• $\pm 15$ $\pm 10$ V $V_0$ Output Leakage Current $V_0 = GND$ • $\pm 1100$ $\mu A$ $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or $No-Cable Mode or Driver Disabled•\pm 11\pm 1000\mu ASRSlew RateR_L = 3k, C_L = 2500pF (Figures 3, 7)•430V/\mu BI_{PLH}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)•1.32.5\mu BV_{TLH}Input Low Threshold Voltage•00.10.3VV_{TLH}Input High Threshold Voltage•0.10.3VV_{TLH}Input High Threshold Voltage•0.10.3VV_{TLH}Input High Threshold Voltage•0.10.3VV_{TLH}Input High Threshold Voltage•0.10.3VR_{IN}Receiver Input Imp$	$\Delta V_{TH}$	Receiver Input Hysteresis		•		25	50	mV
tr. trRise or Fall Time $C_L = 50pF$ (Figures 4, 8)15ns $t_{LH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)55ns $t_{HL}$ Input to Output $C_L = 50pF$ (Figures 4, 8)109ns $\Delta t$ Input to Output Difference, $ t_{PLH} - t_{PHL} $ $C_L = 50pF$ (Figures 4, 8)60nsVoOutput VoltageOpen Circuit $R_L = 3k$ (Figure 3)• $\pm 5$ $\pm 8.5$ $\pm 10$ VVoOutput VoltageOpen Circuit $R_L = 3k$ (Figure 3)• $\pm 15$ mA $l_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or $No-Cable Mode or Driver Disabled\pm 1\pm 100\mu Al_{0Z}Output Leakage Current-0.25V \le V_0 \le 0.25V, Power Off orNo-Cable Mode or Driver Disabled\pm 1\pm 100\mu Al_{0Z}OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet430V/\mu sSRSlew RateR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu st_{TLH}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu sV_{TLH}Input to Wreshold Voltage\bullet\bullet\bullet\bullet\bulletV_{TLH}Input High Threshold Voltage\bullet\bullet\bullet\bulletV_{TL}V_{TLH}Input High Threshold Voltage\bullet\bullet\bullet\bullet\bullet\bulletV_{TL}V_{TLH}Input High Threshold Voltage\bullet\bullet<$	I <sub>IN</sub>	Receiver Input Current	$-10V \le V_A \le 10V$	•			±0.66	mA
LineLineLineLineLineLine $t_{PLH}$ Input to Output $C_L = 50 pF$ (Figures 4, 8)109ns $t_{PHL}$ Input to Output $C_L = 50 pF$ (Figures 4, 8)109ns $t_{PHL}$ Input to Output Difference, $ t_{PLH} - t_{PHL} $ $C_L = 50 pF$ (Figures 4, 8)60ns $V_2$ Output VoltageOpen Circuit $\bullet$ $\pm 5$ $\pm 8.5$ $\pm 10$ V $V_0$ Output VoltageOpen Circuit $\bullet$ $\pm 15$ $\pm 8.5$ $\pm 10$ V $I_{SS}$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 150$ mA $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\pm 11$ $\pm 100$ $\mu A$ $SR$ Slew Rate $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $4$ $30$ $V/\mu B$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $4$ $30$ $V/\mu B$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $1.3$ $2.5$ $\mu B$ $V_{2B}$ Receiver $V_{2B}$ $\bullet$ $0.8$ $V$ $V_{2B}$ $V_{TL}$ Input High Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $V_{TH}$ Receiver Input Hysterisis $\bullet$ $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $R_{IN}$ Receiver Input Hysterisis $I_{ID}$ $I_{ID}$ $I_{ID}$ $I_{ID}$ $I_{ID}$ $I_{ID}$ $R_{IN}$ Receiver Input Hysterisis $I_{ID}$ </td <td>R<sub>IN</sub></td> <td>Receiver Input Impedance</td> <td><math>-10V \le V_A \le 10V</math></td> <td>•</td> <td>15</td> <td>30</td> <td></td> <td>kΩ</td>	R <sub>IN</sub>	Receiver Input Impedance	$-10V \le V_A \le 10V$	•	15	30		kΩ
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time	C <sub>L</sub> = 50pF (Figures 4, 8)			15		ns
AtInput to Output Difference, $ t_{PLH} - t_{PHL} $ $C_L = 50pF$ (Figures 4, 8)60nsV.28 DriverVOutput VoltageOpen Circuit $R_L = 3k$ (Figure 3) $\bullet$ $\pm 5$ $\pm 8.5$ $\pm 10$ V $V_0$ Output VoltageOpen Circuit $R_L = 3k$ (Figure 3) $\bullet$ $\pm 5$ $\pm 8.5$ $\pm 10$ V $I_{SS}$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 150$ mA $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\pm 11$ $\pm 100$ $\mu A$ SRSlew Rate $R_L = 3k, C_L = 2500pF$ (Figures 3, 7) $\bullet$ $4$ $30$ $V/\mu S$ $t_{LH}$ Input to Output $R_L = 3k, C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu S$ $V_{THL}$ Input to Output $R_L = 3k, C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu S$ $V_{THL}$ Input to Output $R_L = 3k, C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu S$ $V_{THL}$ Input Low Threshold Voltage $\bullet$ $0.8$ $V$ $V_{THL}$ Input High Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $V_{TH}$ Receiver Input Hysterisis $\bullet$ $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $K\Omega$ $K_{LH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $60$ $100$ ns $t_{LH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $60$ $100$ ns	t <sub>PLH</sub>	Input to Output	C <sub>L</sub> = 50pF (Figures 4, 8)			55		ns
V.28 DriverV0Output VoltageOpen Circuit $R_L = 3k$ (Figure 3) $\bullet$ $\pm 5$ $\pm 10$ V $I_{SS}$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 5$ $\pm 150$ mA $I_{OZ}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\pm 11$ $\pm 100$ $\mu A$ SRSlew Rate $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $4$ $30$ $V/\mu s$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $V_{THL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $V_{THL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $0.8$ $V$ $V_{THL}$ Input Low Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $V_{TH}$ Input High Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $V_{TH}$ Receiver Input Hysterisis $\bullet$ $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $k\Omega$ $R_{IN}$ Receiver Input Impedance $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $k\Omega$ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8) $15$ $15$ $15$ $15$ $t_{LH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $60$ $100$ $15$	t <sub>PHL</sub>	Input to Output	$C_L = 50 pF$ (Figures 4, 8)			109		ns
$V_0$ Output VoltageOpen Circuit $R_L = 3k$ (Figure 3) $\bullet$ $\pm 5$ $\pm 10$ $V$ $I_{SS}$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 150$ mA $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or $No-Cable Mode or Driver Disabled\bullet\pm 1\pm 100SRSlew RateR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet430V/\mu st_{PLH}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu sV_{THL}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu sV_{THL}Input to OutputR_L = 3k, C_L = 2500pF (Figures 3, 7)\bullet1.32.5\mu sV_{THL}Input Low Threshold Voltage\bullet0.8VV_{TH}Input High Threshold Voltage\bullet0.10.3VV_{TH}Receiver Input Hysterisis\bullet0.10.3VR_{IN}Receiver Input Impedance-15V \le V_A \le 15V\bullet357k\Omegat_r, t_fRise or Fall TimeC_L = 50pF (Figures 4, 8)15nsnst_{LH}Input to OutputC_L = 50pF (Figures 4, 8)\bullet0.10.5$	Δt	Input to Output Difference, $ t_{PLH} - t_{PHL} $	$C_L = 50 pF$ (Figures 4, 8)			60		ns
$R_L = 3k$ (Figure 3) $\pm 5$ $\pm 5$ $V$ $I_{SS}$ Short-Circuit Current $V_0 = GND$ $\bullet$ $\pm 150$ mA $I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\bullet$ $\pm 1$ $\pm 100$ $\mu A$ SRSlew Rate $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $4$ $30$ $V/\mu s$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $VTH_L$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $0.8$ $V$ $V_{TLH}$ Input Low Threshold Voltage $\bullet$ $0.8$ $V$ $V_{TLH}$ Input High Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $\Delta V_{TH}$ Receiver Input Hysterisis $\bullet$ $0.1$ $0.3$ $V$ $R_I$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8) $15$ ns $t_{T_L}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $0$ $100$ ns	V.28 Drive	r						
$I_{0Z}$ Output Leakage Current $-0.25V \le V_0 \le 0.25V$ , Power Off or No-Cable Mode or Driver Disabled $\pm 1$ $\pm 100$ $\mu A$ SRSlew Rate $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $4$ $30$ $V/\mu s$ $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7) $\bullet$ $1.3$ $2.5$ $\mu s$ $V_{28}$ Receiver $V_{28}$ Receiver $V_{28}$ $\bullet$ $0.8$ $V$ $V_{THL}$ Input Low Threshold Voltage $\bullet$ $0.1$ $0.3$ $V$ $V_{TH}$ Receiver Input Hysterisis $\bullet$ $0.1$ $0.3$ $V$ $R_{IN}$ Receiver Input Impedance $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $t_{r, t_f}$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8) $15$ ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $60$ $100$	V <sub>0</sub>	Output Voltage			±5	±8.5	±10	V V
No-Cable Mode or Driver DisabledNo-Cable Mode or Driver DisabledSRSlew Rate $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)430V/µs $t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)1.32.5µs $t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)1.32.5µs $t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)1.32.5µs $V_{THL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)01.32.5µs $V_{THL}$ Input Low Threshold Voltage•0.8VV $V_{TLH}$ Input High Threshold Voltage•2V $\Delta V_{TH}$ Receiver Input Hysterisis•0.10.3V $R_{IN}$ Receiver Input Impedance $-15V \le V_A \le 15V$ •357kΩ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15nsns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)•60100ns	I <sub>SS</sub>	Short-Circuit Current	V <sub>0</sub> = GND	•			±150	mA
$t_{PLH}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)1.32.5 $\mu s$ $t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)1.32.5 $\mu s$ $V.28$ ReceiverVNNNNNNNNN $V_{TLH}$ Input High Threshold Voltage•0.10.3VN $\Delta V_{TH}$ Receiver Input Hysterisis•0.10.3V $R_{IN}$ Receiver Input Impedance-15V $\leq V_A \leq 15V$ •357k $\Omega$ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15nsN $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)•60100ns	I <sub>OZ</sub>	Output Leakage Current		•		±1	±100	μΑ
$t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)•1.32.5 $\mu$ sV.28 ReceiverVInput Low Threshold Voltage•0.8VV_{TLH}Input High Threshold Voltage•2V $\Delta V_{TH}$ Receiver Input Hysterisis•0.10.3V $AV_{TH}$ Receiver Input Impedance $-15V \le V_A \le 15V$ •357kΩ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15ns15ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)•60100ns	SR	Slew Rate	$R_L = 3k, C_L = 2500pF$ (Figures 3, 7)	•	4		30	V/µs
$t_{PHL}$ Input to Output $R_L = 3k$ , $C_L = 2500pF$ (Figures 3, 7)•1.32.5 $\mu$ sV.28 ReceiverVInput Low Threshold Voltage•0.8VV_{TLH}Input High Threshold Voltage•2V $\Delta V_{TH}$ Receiver Input Hysterisis•0.10.3V $AV_{TH}$ Receiver Input Impedance $-15V \le V_A \le 15V$ •357kΩ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15ns15ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)•60100ns	t <sub>PLH</sub>	Input to Output	$R_L = 3k, C_L = 2500pF$ (Figures 3, 7)	•		1.3	2.5	μs
$V_{THL}$ Input Low Threshold Voltage•0.8V $V_{TLH}$ Input High Threshold Voltage•2V $\Delta V_{TH}$ Receiver Input Hysterisis•0.10.3V $R_{IN}$ Receiver Input Impedance $-15V \le V_A \le 15V$ •357kΩ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)•60100ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8)•60100ns	t <sub>PHL</sub>	Input to Output				1.3	2.5	μs
VTLHInput High Threshold Voltage $\bullet$ 2V $\Delta V_{TH}$ Receiver Input Hysterisis $\bullet$ 0.10.3V $R_{IN}$ Receiver Input Impedance $-15V \le V_A \le 15V$ $\bullet$ 357kΩ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8)15ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ 60100ns	V.28 Recei	iver						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>THL</sub>	Input Low Threshold Voltage		•			0.8	V
RINReceiver Input Impedance $-15V \le V_A \le 15V$ $\bullet$ $3$ $5$ $7$ $k\Omega$ $t_r, t_f$ Rise or Fall Time $C_L = 50pF$ (Figures 4, 8) $15$ ns $t_{PLH}$ Input to Output $C_L = 50pF$ (Figures 4, 8) $\bullet$ $60$ $100$ ns	V <sub>TLH</sub>	Input High Threshold Voltage			2			V
tr, tfRise or Fall Time $C_L = 50 pF$ (Figures 4, 8)15ns $t_{PLH}$ Input to Output $C_L = 50 pF$ (Figures 4, 8) $\bullet$ $60$ $100$ ns	$\Delta V_{TH}$	Receiver Input Hysterisis				0.1	0.3	V
$t_{PLH}$ Input to Output $C_L = 50 pF$ (Figures 4, 8) $\bullet$ $60$ $100$ ns	R <sub>IN</sub>	Receiver Input Impedance	$-15V \le V_A \le 15V$		3	5	7	kΩ
	t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time	$C_L = 50 pF$ (Figures 4, 8)			15		ns
t <sub>PHL</sub> Input to Output $C_L = 50 \text{pF}$ (Figures 4, 8) $\bullet$ 150 500 ns	t <sub>PLH</sub>	Input to Output	$C_L = 50 pF$ (Figures 4, 8)	•		60	100	ns
	t <sub>PHL</sub>	Input to Output	$C_L = 50 pF$ (Figures 4, 8)			150	500	ns



### **ELECTRICAL CHARACTERISTICS**

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC}$  = 5V,  $V_{IN}$  = 3.3V,  $V_{DD}$  = 8V,  $V_{EE}$  = -7V for V.28, -5.5V for V.10, V.11 and  $T_A$  = 25°C.

### TYPICAL PERFORMANCE CHARACTERISTICS





### PIN FUNCTIONS

 $V_{CC}$  (Pin 1): Positive Supply for the Transceivers. Connect to  $V_{CC}$  Pin 8 on LTC2846 or to 5V supply. Connect a  $1\mu F$  capacitor to ground.

 $V_{DD}$  (Pin 2): Positive Supply Voltage for V.28. Connect to  $V_{DD}$  Pin 7 on LTC2846 or 8V supply. Connect a  $1\mu F$  capacitor to ground.

D1 (Pin 3): TTL Level Driver 1 Input.

D2 (Pin 4): TTL Level Driver 2 Input.

D3 (Pin 5): TTL Level Driver 3 Input.

**R1 (Pin 6):** CMOS Level Receiver 1 Output. Receiver outputs have a weak pull up to  $V_{\text{IN}}$  when high impedance.

R2 (Pin 7): CMOS Level Receiver 2 Output.

R3 (Pin 8): CMOS Level Receiver 3 Output.

D4 (Pin 9): TTL Level Driver 4 Input.

R4 (Pin 10): CMOS Level Receiver 4 Output.

M0 (Pin 11): TTL Level Mode Select Input 0. Mode select inputs pull up to  $V_{\text{IN}}.$ 

M1 (Pin 12): TTL Level Mode Select Input 1.

M2 (Pin 13): TTL Level Mode Select Input 2.

DCE/DTE (Pin 14): TTL Level Mode Select Input.

 $V_{IN}$  (Pin 15): Positive Supply for the Receiver Outputs.  $3V \le V_{IN} \le 3.6V$ . Connect a 1µF capacitor to ground.

**D4/R4 A (Pin 16):** Receiver 4 Inverting Input and Driver 4 Inverting Output.

R3 B (Pin 17): Receiver 3 Noninverting Input.

R3 A (Pin 18): Receiver 3 Inverting Input.

R2 B (Pin 19): Receiver 2 Noninverting Input.

R2 A (Pin 20): Receiver 2 Inverting Input.

**D3/R1 B (Pin 21):** Receiver 1 Noninverting Input and Driver 3 Noninverting Output.

**D3/R1 A (Pin 22):** Receiver 1 Inverting Input and Driver 3 Inverting Output.

D2 B (Pin 23): Driver 2 Noninverting Output.

D2 A (Pin 24): Driver 2 Inverting Output.

D1 B (Pin 25): Driver 1 Noninverting Output.

D1 A (Pin 26): Driver 1 Inverting Output.

GND (Pin 27): Ground.

 $V_{EE}$  (Pin 28): Negative Supply Voltage. Connect to  $V_{EE}$  Pin 31 on LTC2846 or to -7V supply. Connect a  $1\mu F$  capacitor to ground.





### **BLOCK DIAGRAM**



### **TEST CIRCUITS**



Figure 1. V.11 Driver Test Circuit



Figure 2. V.11 Driver/Receiver AC Test Circuit



Figure 3. V.10/V.28 Driver Test Circuit



Figure 4. V.10/V.28 Receiver Test Circuit



### **MODE SELECTION**

					(Note 1)	(Note 1)	(Note 1)							
MODE NAME	M2	M1	M0	DCE	D1	D3	D4	D1		D2		D3		D4A
				/DTE	D2			Α	В	А	В	A	В	
Not Used														
(Default V.11)	0	0	0	0	TTL	Х	TTL	V.11	V.11	V.11	V.11	Z	Z	V.10
RS530A	0	0	1	0	TTL	Х	TTL	V.11	V.11	V.10	Z	Z	Z	V.10
RS530	0	1	0	0	TTL	Х	TTL	V.11	V.11	V.11	V.11	Z	Z	V.10
X.21	0	1	1	0	TTL	Х	TTL	V.11	V.11	V.11	V.11	Z	Z	V.10
V.35	1	0	0	0	TTL	Х	TTL	V.28	Z	V.28	Z	Z	Z	V.28
RS449/V.36	1	0	1	0	TTL	Х	TTL	V.11	V.11	V.11	V.11	Z	Z	V.10
V.28/RS232	1	1	0	0	TTL	Х	TTL	V.28	Z	V.28	Z	Z	Z	V.28
No Cable	1	1	1	0	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z
Not Used														
(Default V.11)	0	0	0	1	TTL	TTL	Х	V.11	V.11	V.11	V.11	V.11	V.11	Z
RS530A	0	0	1	1	TTL	TTL	Х	V.11	V.11	V.10	Z	V.11	V.11	Z
RS530	0	1	0	1	TTL	TTL	Х	V.11	V.11	V.11	V.11	V.11	V.11	Z
X.21	0	1	1	1	TTL	TTL	Х	V.11	V.11	V.11	V.11	V.11	V.11	Z
V.35	1	0	0	1	TTL	TTL	Х	V.28	Z	V.28	Z	V.28	Z	Z
RS449/V.36	1	0	1	1	TTL	TTL	Х	V.11	V.11	V.11	V.11	V.11	V.11	Z
			-	4	TTL	TTL	Х	V.28	Z	V.28	Z	V.28	Z	Z
V.28/RS232	1	1	0	1	116	1 115								
	1	1	1	1	X	X	X	Z	Z	Z	Z	Z	Z	Z
V.28/RS232 No Cable Note 1: Driver inp	1 outs are TT	1 L level cor	1 npatible.	1	X (Not	X te 2)	X (Not	e 2)	(Not	e 2)	(Note 2)	(Note 3)	(Note 3)	(Note 3)
V.28/RS232 No Cable	1	1	1		X	X te 2)	Х	e 2)		e 2)	1	1		
V.28/RS232 No Cable Note 1: Driver inp	1 outs are TT	1 L level cor	1 npatible.	1 DCE	X (Not	X te 2)	X (Noti R:	e 2) 2	(Not R	e 2) 3	(Note 2)	(Note 3)	(Note 3) R2	(Note 3)
V.28/RS232 No Cable Note 1: Driver inp MODE NAME	1 outs are TT	1 L level cor	1 npatible.	1 DCE	X (Not	X te 2)	X (Noti R:	e 2) 2	(Not R	e 2) 3	(Note 2)	(Note 3)	(Note 3) R2	(Note 3)
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used	1 puts are TT M2	1 L level cor M1	1 npatible. M0	1 DCE /DTE	X (Not R A	X te 2) 11 B	X (Not R A	e 2) 2 B	(Not R A	e 2) 3 B	(Note 2) R4A	(Note 3) R1	(Note 3) R2 R3	(Note 3) R4
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11)	1 puts are TT M2 0	1 L level cor M1 0	1 npatible. M0 0	1 DCE /DTE 0	X (Not A V.11	X te 2) 11 B V.11	X (Not R A V.11	e 2) 2 B V.11	(Not R A V.11	e 2) 3 B V.11	(Note 2) R4A 30k	(Note 3) R1 CMOS	(Note 3) R2 R3 CMOS	(Note 3) R4 Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A	1 outs are TT M2 0 0	1 L level cor M1 0 0	1 npatible. M0 0 1	1 DCE /DTE 0 0	X (Not R A V.11 V.11	X te 2) 1 V.11 V.11	X (Not R: A V.11 V.10	e 2) 2 B V.11 30k	(Not R A V.11 V.11	e 2) 3 B V.11 V.11	(Note 2) R4A <u>30k</u> 30k	(Note 3) R1 CMOS CMOS	(Note 3) R2 R3 CMOS CMOS	(Note 3) R4 Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530	1 outs are TT M2 0 0 0	1 L level cor M1 0 0 1	1 npatible. M0 0 1 0	1 DCE /DTE 0 0 0	X (Not R A V.11 V.11 V.11	X te 2) 1 V.11 V.11 V.11 V.11	X (Not R: A V.11 V.10 V.11	e 2) 2 B V.11 30k V.11	(Not R A V.11 V.11 V.11	e 2) 3 V.11 V.11 V.11 V.11	(Note 2) R4A 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS	(Note 3) R4 Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21	1 puts are TT M2 0 0 0 0 0	1 L level cor M1 0 0 1 1	1 npatible. M0 0 1 0 1	1 DCE /DTE 0 0 0 0 0 0	X (Not A V.11 V.11 V.11 V.11 V.11	X te 2) 11 B V.11 V.11 V.11 V.11	X (Not R: A V.11 V.10 V.11 V.11	e 2) 2 8 V.11 30k V.11 V.11	(Not R A V.11 V.11 V.11 V.11	e 2) 3 V.11 V.11 V.11 V.11 V.11	(Note 2) R4A 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS	(Note 3) R4 Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35	1 Duts are TT M2 0 0 0 0 0 1	1 L level cor M1 0 0 1 1 1 0	1 mpatible. M0 0 1 0 1 0	1 <u>DCE</u> /DTE 0 0 0 0 0 0 0	X (Not R A V.11 V.11 V.11 V.11 V.28	X te 2) 11 B V.11 V.11 V.11 V.11 V.11 30k	X (Not R A V.11 V.10 V.11 V.11 V.28	e 2) 2 B V.11 30k V.11 V.11 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k	(Note 2) R4A 30k 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS	(Note 3) R4 Z Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36	1 Duts are TT M2 0 0 0 0 0 1 1	1 L level cor M1 0 0 1 1 1 0 0	1 npatible. M0 0 1 0 1 0 1 0 1	1 <u>DCE</u> <u>/DTE</u> 0 0 0 0 0 0 0 0 0	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11	X te 2) 11 V.11 V.11 V.11 V.11 V.11 30k V.11	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11	e 2) 2 B V.11 30k V.11 V.11 30k V.11	(Not R A V.11 V.11 V.11 V.11 V.11 V.28	e 2) 3 <u>B</u> <u>V.11</u> <u>V.11</u> <u>V.11</u> <u>V.11</u> <u>30k</u> <u>V.11</u>	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R4 Z Z Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232	1 buts are TT M2 0 0 0 0 0 1 1 1 1	1 L level cor M1 0 0 1 1 0 0 0 1	1 mpatible. M0 0 1 0 1 0 1 0	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 0 0 0	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28	X te 2) 11 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R4 Z Z Z Z Z Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable	1 buts are TT M2 0 0 0 0 0 1 1 1 1	1 L level cor M1 0 0 1 1 0 0 0 1	1 mpatible. M0 0 1 0 1 0 1 0	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 0 0 0	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28	X te 2) 11 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS CMOS	(Note 3) R4 Z Z Z Z Z Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used	1 Duts are TT M2 0 0 0 0 1 1 1 1 1	1 L level cor M1 0 0 1 1 0 0 1 1 1	1 mpatible. M0 0 1 0 1 0 1 0 1	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 0 0 0	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k	X te 2) 1 V.11 V.11 V.11 V.11 30k V.11 30k 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28 V.11 V.28 30k	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k 30k	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z	(Note 3) R4 Z Z Z Z Z Z Z Z Z Z
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used (Default V.11)	1 Duts are TT M2 0 0 0 0 1 1 1 1 0	1 L level cor M1 0 0 1 1 0 0 1 1 1 0 0	1 mpatible. M0 0 1 0 1 0 1 0 1 0	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 1	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k 30k	X te 2) 11 V.11 V.11 V.11 V.11 V.11 30k V.11 30k 30k 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28 30k V.11	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k 30k V.11	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k V.11	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k V.11 V.11	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k V.10	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z Z	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS Z CMOS	(Note 3) R4 Z Z Z Z Z Z Z Z CMOS
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used (Default V.11) RS530A	1 Duts are TT M2 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 L level cor M1 0 0 1 1 1 0 0 1 1 1 0 0 0	1 mpatible. M0 0 1 0 1 0 1 0 1 0 1	1 DCE /DTE 0 0 0 0 0 0 0 0 0 1 1	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k 30k 30k	X te 2) 1 V.11 V.11 V.11 V.11 V.11 30k V.11 30k 30k 30k 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28 30k V.11 V.10	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k 30k V.11 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k V.11 V.11	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k V.11 V.11 V.11	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k V.10 V.10	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS Z Z Z Z	(Note 3) R2 R3 CMOS CMOS CMOS CMOS CMOS CMOS Z CMOS Z CMOS	(Note 3) R4 Z Z Z Z Z Z Z Z CMOS CMOS
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used (Default V.11) RS530A RS530	1 puts are TT M2 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 L level cor M1 0 0 1 1 1 0 0 1 1 1 0 0 1 1	1 mpatible. M0 0 1 0 1 0 1 0 1 0 1 0 1 0	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 1 1 1	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k 30k 30k 30k	X te 2) 1 V.11 V.11 V.11 V.11 V.11 30k V.11 30k 30k 30k 30k 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28 30k V.11 V.28 30k V.11 V.10 V.11	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k V.11 30k V.11	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k V.11 V.11 V.11	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k V.11 30k V.11 V.11 V.11 V.11	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k V.10 V.10 V.10	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z Z Z Z Z	(Note 3) R2 R3 CM0S CM0S CM0S CM0S CM0S CM0S Z CM0S CM0S CM0S CM0S	(Note 3) R4 Z Z Z Z Z Z Z Z CMOS CMOS CMOS
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used (Default V.11) RS530A RS530 X.21	1 puts are TT M2 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 L level cor M1 0 0 1 1 1 0 0 0 1 1 1 1 1	1 mpatible. M0 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 1 1 1 1	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k 30k 30k 30k 30k	X te 2) 1 V.11 V.11 V.11 V.11 V.11 30k V.11 30k 30k 30k 30k 30k 30k	X (Not R A V.11 V.10 V.11 V.11 V.28 V.11 V.28 30k V.11 V.28 30k V.11 V.10 V.11 V.10 V.11	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k V.11 30k V.11 30k V.11 V.11	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k V.11 V.11 V.11 V.11	e 2) 3 B V.11 V.11 V.11 V.11 V.11 30k 30k V.11 V.11 V.11 V.11 V.11 V.11	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k V.10 V.10 V.10 V.10	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z Z Z Z Z Z Z	(Note 3) R2 R3 CM0S CM0S CM0S CM0S CM0S CM0S Z CM0S CM0S CM0S CM0S CM0S	(Note 3) R4 Z Z Z Z Z Z Z CMOS CMOS CMOS CMOS
V.28/RS232 No Cable Note 1: Driver inp MODE NAME Not Used (Default V.11) RS530A RS530 X.21 V.35 RS449/V.36 V.28/RS232 No Cable Not Used (Default V.11) RS530A RS530 X.21 V.35	1 puts are TT M2 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1 L level cor M1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0	1 mpatible. M0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 DCE /DTE 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	X (Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 V.11 V.28 30k 30k 30k 30k 30k 30k	X te 2) 1 V.11 V.11 V.11 V.11 30k V.11 30k 30k 30k 30k 30k 30k 30k 30k	X (Not R: A V.11 V.10 V.11 V.28 V.11 V.28 V.11 V.28 30k V.11 V.10 V.11 V.10 V.11 V.11 V.10 V.11 V.28	e 2) 2 B V.11 30k V.11 V.11 30k V.11 30k V.11 30k V.11 30k V.11 30k	(Not R A V.11 V.11 V.11 V.11 V.28 V.11 V.28 30k V.11 V.11 V.11 V.11 V.11 V.11 V.11	e 2) 3 B V.11 V.11 V.11 V.11 30k V.11 30k V.11 V.	(Note 2) R4A 30k 30k 30k 30k 30k 30k 30k 30k V.10 V.10 V.10 V.10 V.28	(Note 3) R1 CMOS CMOS CMOS CMOS CMOS CMOS CMOS Z Z Z Z Z Z Z Z Z Z	(Note 3) R2 R3 CM0S CM0S CM0S CM0S CM0S CM0S Z CM0S CM0S CM0S CM0S CM0S CM0S	(Note 3) R4 Z Z Z Z Z Z Z CMOS CMOS CMOS CMOS CMOS CMOS

Note 2: Unused receiver inputs are terminated with 30k to ground. Note 3: Receiver outputs are CMOS level compatible and have a weak pull-up to  $V_{\text{IN}}$  when Z.





### SWITCHING TIME WAVEFORMS



Figure 5. V.11, V.35 Driver Propagation Delays



Figure 6. V.11, V.35 Receiver Propagation Delays











#### **Overview**

The LTC2846/LTC2844 form the core of a complete software-selectable DTE or DCE interface port that supports the RS232, RS449, EIA530, EIA530-A, V.35, V.36 or X.21 protocols. A complete DCE-to-DTE interface operating in EIA530 mode is shown in Figure 9. The LTC2846 of each port is used to generate the clock and data signals. The LTC2844 is used to generate the control signals along with LL (local loop-back). Cable termination is used only for the clock and data signals. The control signals do not need any external resistors.



Figure 9. Complete Multiprotocol Interface in EIA530 Mode



#### **Mode Selection**

The interface protocol is selected using the mode select pins M0, M1 and M2 (see the Mode Selection table).

For example, if the port is configured as a V.35 interface, the mode selection pins should be M2 = 1, M1 = 0, M0 = 0. For the control signals, the drivers and receivers will operate in V.28 (RS232) electrical mode. For the clock and data signals, the drivers and receivers will operate in V.35 electrical mode. The DCE/DTE pin will configure the port for DCE mode when high, and DTE when low. The interface protocol may be selected simply by plugging the appropriate interface cable into the connector. The mode pins are routed to the connector and are left unconnected (1) or wired to ground (0) in the cable as shown in Figure 10.

The internal pull-up current sources will ensure a binary 1 when a pin is left unconnected and that the LTC2846/ LTC2844 enter the no-cable mode when the cable is removed. In the no-cable mode the LTC2846/LTC2844 supply current drops to less than  $900\mu$ A and all driver outputs are forced into a high impedance state.

The mode selection may also be accomplished by using jumpers to connect the mode pins to ground or  $V_{\mbox{IN}}.$ 



Figure 10. Single Port DCE V.35 Mode Selection in the Cable



#### **Cable Termination**

Traditional implementations have included switching resistors with expensive relays, or required the user to change termination modules every time the interface standard has changed. Custom cables have been used with the termination in the cable head or separate terminations are built on the board and a custom cable routes the signals to the appropriate termination. Switching the termination with FETs is difficult because the FETs must remain off even though the signal voltage is beyond the supply voltage for the FET drivers or the power is off.

Using the LTC2846/LTC2844 solves the cable termination switching problem. Via software control, appropriate termination for the V.10 (RS423), V.11 (RS422), V.28 (RS232) and V.35 electrical protocols is chosen.

#### V.10 (RS423) Interface

A typical V.10 unbalanced interface is shown in Figure 11. A V.10 single-ended generator output A with ground C is connected to a differential receiver with inputs A' connected to A, and input C' connected to the signal return ground C. Usually, no cable termination is required for V.10 interfaces, but the receiver inputs must be compliant with the impedance curve shown in Figure 12.



Figure 11. Typical V.10 Interface

The V.10 receiver configuration in the LTC2844 is shown in Figure 13. In V.10 mode switch S3 inside the LTC2844 is turned off.The noninverting input is disconnected inside the LTC2844 receiver and connected to ground. The cable termination is then the 30k input impedance to ground of the LTC2844 V.10 receiver.



Figure 12. V.10 Receiver Input Impedance



Figure 13. V.10 Receiver Configuration



#### V.11 (RS422) Interface

A typical V.11 balanced interface is shown in Figure 14. A V.11 differential generator with outputs A and B with ground C is connected to a differential receiver with ground C', inputs A' connected to A, B' connected to B. The V.11 interface has a differential termination at the receiver end that has a minimum value of  $100\Omega$ . The termination resistor is optional in the V.11 specification, but for the high speed clock and data lines, the termination is required to prevent reflections from corrupting the data. The receiver inputs must also be compliant with the impedance curve shown in Figure 12.

In V.11 mode, all switches are off except S1 of the LTC2846's receivers which connects a  $103\Omega$  differential termination impedance to the cable as shown in Figure  $15^1$ . The LTC2844 only handles control signals, so no termination other than its V.11 receivers' 30k input impedance is necessary.



Figure 14. Typical V.11 Interface



Figure 16. Typical V.28 Interface

#### V.28 (RS232) Interface

A typical V.28 unbalanced interface is shown in Figure 16. A V.28 single-ended generator output A with ground C is connected to a single-ended receiver with input A' connected to A, ground C' connected via the signal return ground C.

In V.28 mode all switches are off except S3 inside the LTC2846/LTC2844 which connects a 6k (R8) impedance to ground in parallel with 20k (R5) plus 10k (R6) for a combined impedance of 5k as shown in Figure 17. The noninverting input is disconnected inside the LTC2846/LTC2844 receiver and connected to a TTL level reference voltage for a 1.4V receiver trip point.



Figure 15. V.11 Receiver Configuration





<sup>1</sup>Actually, there is no switch S1 in receivers R2 and R3. However, for simplicity, all termination networks on the LTC2846 can be treated identically if it is assumed that an S1 switch exists and is always closed on the R2 and R3 receivers.



#### V.35 Interface

A typical V.35 balanced interface is shown in Figure 18. A V.35 differential generator with outputs A and B with ground C is connected to a differential receiver with ground C', inputs A' connected to A, B' connected to B. The V.35 interface requires a T or delta network termination at the receiver end and the generator end. The receiver differential impedance measured at the connector must be  $100\Omega \pm 10\Omega$ , and the impedance between shorted terminals (A' and B') and ground C' must be  $150\Omega \pm 15\Omega$ .

In V.35 mode, both switches S1 and S2 inside the LTC2846 are on, connecting the T network impedance as shown in Figure 19. The 30k input impedance of the receiver is placed in parallel with the T network termination, but does not affect the overall input impedance significantly.

The generator differential impedance must be  $50\Omega$  to  $150\Omega$  and the impedance between shorted terminals (A and B) and ground C must be  $150\Omega \pm 15\Omega$ . For the generator termination, switches S1 and S2 are both on as shown in Figure 20.

### No-Cable Mode

The no-cable mode (M0 = M1 = M2 = 1) is intended for the case when the cable is disconnected from the connector. The bias circuitry, drivers and receivers are turned off, the driver outputs are forced into a high impedance state, and the supply current drops to less than 600 $\mu$ A.

### LTC2846 Supplies

The LTC2846 uses an internal capacitive charge pump to generate V<sub>DD</sub> and V<sub>EE</sub> as shown in Figure 21. A voltage doubler generates about 8V on V<sub>DD</sub> and a voltage inverter generates about -7.5V for V<sub>EE</sub>. Three 1µF surface mounted tantalum or ceramic capacitors are required for C1, C2 and C3. The V<sub>EE</sub> capacitor C4 should be a minimum of  $3.3\mu$ F. All capacitors are 16V and should be placed as close as possible to the LTC2846 to reduce EMI.

The LTC2846 has an internal boost switching regulator which generates a 5V output from the 3.3V supply as shown in Figure 22. The 5V V<sub>CC</sub> supplies its internal charge pump and transceivers as well as its companion chip.



Figure 18. Typical V.35 Interface



0<u>A</u>' LTC2846 **Å**R1 51 R5 **₹**R8 20k 51.5Ω 6k R6 Ş RECEIVER 10k S3 **S1** R3 S2 124Ω R7 **\$**<sup>R7</sup> 10k R2 R4 51.5Ω 0<u>B</u>' 20k  $\sim$ GND 2844 F19 0<u>°</u>

Figure 19. V.35 Receiver Configuration



Figure 21. Charge Pump







Figure 22. Boost Switching Regulator

#### **Receiver Fail-Safe**

All LTC2846/LTC2844 receivers feature fail-safe operation in all modes. If the receiver inputs are left floating or shorted together by a termination resistor, the receiver output will always be forced to a logic high.

#### **DTE vs DCE Operation**

The DCE/DTE pin acts as an enable for Driver 3/Receiver 1 in the LTC2846, and Driver 3/Receiver 1 and Receiver 4/ Driver 4 in the LTC2844.

The LTC2846/LTC2844 can be configured for either DTE or DCE operation in one of two ways: a dedicated DTE or DCE port with a connector of appropriate gender or a port with one connector that can be configured for DTE or DCE operation by rerouting the signals to the LTC2846/LTC2844 using a dedicated DTE cable or dedicated DCE cable.

A dedicated DTE port using a DB-25 male connector is shown in Figure 23. The interface mode is selected by logic outputs from the controller or from jumpers to either  $V_{\rm IN}$  or GND on the mode select pins.

A port with one DB-25 connector, but can be configured for either DTE or DCE operation is shown in Figure 24. The configuration requires separate cables for proper signal routing in DTE or DCE operation. For example, in DTE mode, the TXD signal is routed to Pins 2 and 14 via Driver 1 in the LTC2846. In DCE mode, Driver 1 now routes the RXD signal to Pins 2 and 14.

## Multiprotocol Interface with RL, LL, TM and a DB-25 Connector

If the RL, LL and TM signals are implemented, there are not enough drivers and receivers available in the LTC2846/ LTC2844. In Figure 25, the required control signals are handled by the LTC2845. The LTC2845 has an additional single-ended driver/receiver pair that can handle two more optional control signals such as TM and LL.

#### Cable-Selectable Multiprotocol Interface

A cable-selectable multiprotocol DTE/DCE interface is shown in Figure 26. The select lines M0, M1 and DCE/DTE are brought out to the connector. The mode is selected by the cable by wiring M0 (connector Pin 18) and M1 (connector Pin 21) and DCE/DTE (connector Pin 25) to ground (connector Pin 7) or letting them float. If M0, M1 or DCE/DTE is floating, internal pull-up current sources will pull the signals to  $V_{IN}$ . The select bit M2 is floating and therefore, internally pulled high. When the cable is pulled out, the interface will go into the no-cable mode.

#### **Compliance Testing**

The LTC2846/LTC2844 chipset has been tested by TUV Rheinland of North America Inc. and passed the NET1, NET2 and TBR2 requirements. Copies of the test report are available from LTC or TUV Rheinland of North America Inc.

The title of the report is Test Report No. TBR2/051501/02

The address of TUV Rheinland of North America Inc. is:

TUV Rheinland of North America Inc. 1775, Old Highway 8 NW, Suite 107 St. Paul, MN 55112 Tel. (651) 639-0775 Fax (651) 639-0873



Figure 23. Controller-Selectable Multiprotocol DTE Port with DB-25 Connector







Figure 24. Controller-Selectable Multiprotocol DTE/DCE Port with DB-25 Connector





Figure 25. Controller-Selectable Multiprotocol DTE/DCE Port with RL, LL, TM and DB-25 Connector





Figure 26. Cable-Selectable Multiprotocol DTE/DCE Port with DB-25 Connector

TECHNOLOGY

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## PACKAGE DESCRIPTION



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1321	Dual RS232/RS485 Transceiver	Two RS232 Driver/Receiver Pairs or Two RS485 Driver/Receiver Pairs
LTC1334	Single 5V RS232/RS485 Multiprotocol Transceiver	Two RS232 Driver/Receiver or Four RS232 Driver/Receiver Pairs
LTC1343	Software-Selectable Multiprotocol Transceiver	4-Driver/4-Receiver for Data and Clock Signals
LTC1344A	Software-Selectable Cable Terminator	Perfect for Terminating the LTC1543 (Not Needed with LTC1546)
LTC1345	Single Supply V.35 Transceiver	3-Driver/3-Receiver for Data and Clock Signals
LTC1346A	Dual Supply V.35 Transceiver	3-Driver/3-Receiver for Data and Clock Signals
LTC1543	Software-Selectable Multiprotocol Transceiver	Terminated with LTC1344A for Data and Clock Signals, Companion to LTC1544 or LTC1545 for Control Signals
LTC1544	Software-Selectable Multiprotocol Transceiver	Companion to LTC1546 or LTC1543 for Control Signals Including LL
LTC1545	Software-Selectable Multiprotocol Transceiver	5-Driver/5-Receiver Companion to LTC1546 or LTC1543 for Control Signals Including LL, TM and RL
LTC1546	Software-Selectable Multiprotocol Transceiver	3-Driver/3-Receiver with Termination for Data and Clock Signals
LTC2845	3.3V Software-Selectable Multiprotocol Transceiver	3.3V Supply, 5-Driver/5-Receiver Companion to LTC2846 for Control Signals Including LL, TM and RL
LTC2846	3.3V Software-Selectable Multiprotocol Transceiver	3.3V Supply, 3-Driver/3-Receiver with Termination for Data and Clock Signals, Generates the Required 5V and ±8V Supplies for LTC2846 and Companion Parts



LT/TP 0503 1K • PRINTED IN USA