# DS2154 Enhanced E1 Single-Chip Transceiver

#### www.maxim-ic.com

## FEATURES

- Complete E1 (CEPT) PCM-30/ISDN-PRI Transceiver Functionality
- On-Board Long- and Short-Haul Line Interface for Clock/Data Recovery and Waveshaping
- 32-Bit or 128-Bit Crystal-Less Jitter Attenuator
- Generates Line Build-Outs for Both 120Ω and 75Ω Lines
- Frames to FAS, CAS, and CRC4 Formats
- Dual On-Board Two-Frame Elastic Store Slip Buffers That can Connect to Asynchronous Backplanes Up to 8.192MHz
- 8-Bit Parallel Control Port That can be Used Directly on Either Multiplexed or Nonmultiplexed Buses (Intel or Motorola)
- Extracts and Inserts CAS Signaling
- Detects and Generates Remote and AIS Alarms
- Programmable Output Clocks for Fractional E1, H0, and H12 Applications
- Fully Independent Transmit and Receive Functionality
- Full Access to Both Si and Sa Bits Aligned with CRC Multiframe
- Four Separate Loopbacks for Testing Functions
- Large Counters for Bipolar and Code Violations, CRC4 Codeword Errors, FAS Errors, and E Bits
- Pin Compatible with DS2152 T1 Enhanced Single-Chip Transceiver
- 5V Supply; Low-Power CMOS
- 100-Pin, 14mm<sup>2</sup> LQFP Package

# **PIN CONFIGURATION**



## **ORDERING INFORMATION**

PART	TEMP	PIN-
FANI	RANGE	PACKAGE
DS2154L	$0^{\circ}$ C to $+70^{\circ}$ C	100 LQFP
DS2154L+	$0^{\circ}$ C to $+70^{\circ}$ C	100 LQFP
DS2154LN	-40°C to +85°C	100 LQFP
DS2154LN+	-40°C to +85°C	100 LQFP

+Denotes lead-free/RoHS-compliant package.

# TABLE OF CONTENTS

1	DET	AILED DESCRIPTION	.6
	1.1	INTRODUCTION	.6
	1.1.1		
	1.2	FUNCTIONAL DESCRIPTION	
	1.3	READER'S NOTE	
2	PIN	DESCRIPTION	.9
2	2.1	TRANSMIT SIDE DIGITAL PINS	11
2	2.2	RECEIVE SIDE DIGITAL PINS	
	2.3	PARALLEL CONTROL PORT PINS	
	2.4	LINE INTERFACE PINS	
2	2.5	SUPPLY PINS	
3	PAR	ALLEL PORT	20
4	CON	ITROL, ID, AND TEST REGISTERS	20
2	1.1	FRAMER LOOPBACK	
4	4.2	LOCAL LOOPBACK	29
4	4.3	REMOTE LOOPBACK	-
	4.4	POWER-UP SEQUENCE	
4	1.5	AUTOMATIC ALARM GENERATION	
5	STA	TUS AND INFORMATION REGISTERS	31
Ę	5.1	CRC4 SYNC COUNTER	33
6	ERR	OR COUNT REGISTERS	39
6	6.1	BPV OR CODE VIOLATION COUNTER	
	5.2	CRC4 ERROR COUNTER	
	5.3	E-BIT COUNTER	
6	6.4	FAS ERROR COUNTER	41
7	DS0	MONITORING FUNCTION	12
8		NALING OPERATION	
-	3.1	PROCESSOR-BASED SIGNALING	
	3.2	HARDWARE-BASED SIGNALING	
	8.2.1	Receive Side	
	8.2.2		
9	PER	-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK	51
g	9.1	TRANSMIT SIDE CODE GENERATION	51
	9.1.1	Simple Idle Code Insertion and Per-Channel Loopback	51
	9.1.2	Per-Channel Code Insertion	
ę	9.2	RECEIVE SIDE CODE GENERATION	
10	С	LOCK BLOCKING REGISTERS	55
11	E	LASTIC STORES OPERATION	57
-	11.1	RECEIVE SIDE	57
-	11.2	TRANSMIT SIDE	57
12	Α	DDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION	58
-	12.1	HARDWARE SCHEME	58
	12.2	INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME	
-	12.3	INTERNAL REGISTER SCHEME BASED ON CRC4 MULTIFRAME	61

13	LINE INTERFACE FUNCTION	63
13.1	RECEIVE CLOCK AND DATA RECOVERY	64
13.2	TRANSMIT WAVESHAPING AND LINE DRIVING	64
13.3	JITTER ATTENUATOR	
14	TIMING DIAGRAMS	
15	DC CHARACTERISTICS	
16	AC CHARACTERISTICS	
17	PACKAGE INFORMATION	
17.1	100-PIN LQFP (56-G5002-000)	

# LIST OF FIGURES

Figure 1-1. DS2154 Enhanced E1 Single-Chip Transceiver	8
Figure 13-1. External Analog Connections	
Figure 13-2. Jitter Tolerance	67
Figure 13-3. Transmit Waveform Template	67
Figure 13-4. Jitter Attenuation	68
Figure 14-1. Receive Side Timing	69
Figure 14-2. Receive Side Boundary Timing (with Elastic Store Disabled)	69
Figure 14-3. Receive Side 1.544MHz Boundary Timing (with Elastic Store Enabled)	70
Figure 14-4. Receive Side 2.048MHz Boundary Timing (with Elastic Store Enabled)	70
Figure 14-5. Transmit Side Timing	71
Figure 14-6. Transmit Side Boundary Timing	71
Figure 14-7. Transmit Side 1.544MHz Boundary Timing (with Elastic Store Enabled)	72
Figure 14-8. Transmit Side 2.048MHz Boundary Timing (with Elastic Store Enabled)	72
Figure 14-9. G.802 Timing	73
Figure 14-10. Synchronization Flow Chart	74
Figure 14-11. Transmit Data Flow	
Figure 16-1. Intel Bus Read AC Timing (BTS = 0/MUX = 1)	77
Figure 16-2. Intel Bus Write AC Timing (BTS = 0/MUX = 1)	78
Figure 16-3. Motorola Bus AC Timing (BTS = 1/MUX = 1)	78
Figure 16-4. Receive Side AC Timing	
Figure 16-5. Receive System Side AC Timing	
Figure 16-6. Receive Line Interface AC Timing	
Figure 16-7. Transmit Side AC Timing	83
Figure 16-8. Transmit System Side AC Timing	
Figure 16-9. Transmit Line Interface Side AC Timing	
Figure 16-10. Intel Bus Read AC Timing (BTS = 0/MUX = 0)	
Figure 16-11. Intel Bus Write AC Timing (BTS=0/MUX=0)	86
Figure 16-12. Motorola Bus Read AC Timing (BTS = 1/MUX = 0)	
Figure 16-13. Motorola Bus Write AC Timing (BTS = 1/MUX = 0)	86

## LIST OF TABLES

Table 2-1. Register Map	15
Table 4-1. Sync/Resync Criteria	
Table 5-1. Alarm Criteria	35
Table 13-1. Line Build-Out Select in LICR	64
Table 13-2. Transformer Specifications	65
Table 15-1. Recommended DC Operating Conditions	76
Table 15-2. Capacitance	76
Table 15-3. DC Characteristics	76
Table 16-1. AC Characteristics—Multiplexed Parallel Port (MUX = 1)	77
Table 16-2. AC Characteristics—Receive Side	
Table 16-3. AC Characteristics—Transmit Side	82
Table 16-4. AC Characteristics—Nonmultiplexed Parallel Port (MUX = 0)	85

# **1 DETAILED DESCRIPTION**

The DS2154 enhanced single-chip transceiver (SCT) contains all the necessary functions for connection to E1 lines. The device is an upward compatible version of the DS2153 single-chip transceiver. The onboard clock/data recovery circuitry coverts the AMI/HDB3 E1 waveforms to an NRZ serial stream. The DS2154 automatically adjusts to E1 22 AWG (0.6mm) twisted-pair cables from 0 to over 2km in length. The device can generate the necessary G.703 waveshapes for both 75 $\Omega$  coax and 120 $\Omega$  twisted cables. The on-board jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting signaling data, Si, and Sa bit information. The device contains a set of internal registers that the user can access to control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many E1 lines. The device fully meets all the latest E1 specifications including ITU G.703, G.704, G.706, G.823, G.932, and I.431 as well as ETS 300 011, 300 233, 300 166, TBR 12 and TBR 13.

## 1.1 Introduction

The DS2154 is a superset version of the popular DS2153Q E1 single-chip transceiver offering the new features listed below. All the original features of the DS2153Q have been retained and software created for the original devices is transferable into the DS2154.

#### 1.1.1 New Features

- Option for nonmultiplexed bus operation
- Crystal-less jitter attenuation
- Additional hardware signaling capability including:
  - Receive signaling reinsertion to a backplane multiframe sync
  - Availability of signaling in a separate PCM data stream
  - Signaling freezing
  - Interrupt generated on change of signaling data
- Improved receive sensitivity: 0dB to -43dB
- Per-channel code insertion in both transmit and receive paths
- Expanded access to Sa and Si bits
- RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
- 8.192MHz clock synthesizer
- Per-channel loopback
- Addition of hardware pins to indicate carrier loss and signaling freeze
- Line interface function can be completely decoupled from the framer/formatter to allow:
  - Interface to optical, HDSL, and other NRZ interfaces
  - Ability to "tap" the transmit and receive bipolar data streams for monitoring purposes
  - Ability to corrupt data and insert framing errors, CRC errors, etc.
- Transmit and receive elastic stores now have independent backplane clocks
- Ability to monitor one DS0 channel in both the transmit and receive paths
- Access to the data streams in between the framer/formatter and the elastic stores
- AIS generation in the line interface that is independent of loopbacks
- Transmit current limiter to meet the 50mA short circuit requirement
- Option to extend carrier loss criteria to a 1ms period as per ETS 300 233
- Automatic RAI generation to ETS 300 011 specifications

## **1.2 Functional Description**

The analog AMI/HDB3 waveform off the E1 line is transformer-coupled into the RRING and RTIP pins of the DS2154. The device recovers clock and data from the analog signal and passes it through the jitter attenuation mux to the receive side framer where the digital serial stream is analyzed to locate the framing/multiframe pattern. The DS2154 contains an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The device has a usable receive sensitivity of 0dB to -43dB, which allows the device to operate on cables over 2km in length. The receive side framer locates the FAS frame and CRC and CAS multiframe boundaries as well as detects incoming alarms, including carrier loss, loss of synchronization, AIS, and remote alarm. If needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered E1 data stream and an asynchronous backplane clock that is provided at the RSYSCLK input. The clock applied at the RSYSCLK input can be either a 2.048MHz clock or a 1.544MHz clock. The RSYSCLK can be a bursty clock with speeds up to 8.192MHz.

The transmit side of the DS2154 is totally independent from the receive side in both the clock requirements and characteristics. Data off of a backplane can be passed through a transmit side elastic store if necessary. The transmit formatter will provide the necessary frame/multiframe data overhead for E1 transmission. Once the data stream has been prepared for transmission, it is sent via the jitter attenuation mux to the waveshaping and line driver functions. The DS2154 will drive the E1 line from the TTIP and TRING pins via a coupling transformer. The line driver contains a current limiter that restricts the maximum current into a 1 $\Omega$  load to less than 50mA (RMS).

## 1.3 Reader's Note

This data sheet assumes a particular nomenclature of the E1 operating environment. There are 32 8-bit time slots in an E1 system numbered 0 to 31. Time slot 0 is transmitted first and received first. These 32 time slots are also referred to as channels with a numbering scheme of 1 to 32. Time slot 0 is identical to channel 1, time slot 1 is identical to Channel 2, and so on. Each time slot (or channel) is made up of 8 bits numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations are used:

FAS	Frame Alignment Signal
CRC4	Cyclical Redundancy Check
CCS	Common Channel Signaling
CAS	Channel Associated Signaling
MF	Multiframe
Sa	Additional Bits
Si	International Bits
E-Bit	CRC4 Error Bits



Figure 1-1. DS2154 Enhanced E1 Single-Chip Transceiver

## 2 PIN DESCRIPTION

PIN	NAME	ТҮРЕ	FUNCTION
1	RCHBLK	0	Receive Channel Block
2, 4, 5,			
7–10, 15, 23,	NC		No Connection These nine should be left on an aircruited
26, 27, 28,	N.C.		No Connection. These pins should be left open circuited.
36, 54, 76			
3	8MCLK	0	8.192MHz Clock
6	RCL	0	Receive Carrier Loss
11	BTS	Ι	Bus Type Select
12	LIUC	Ι	Line Interface Connect
13	8XCLK	0	Eight Times Clock
14	TEST	Ι	Test
16	RTIP	Ι	Receive Analog Tip Input
17	RRING	Ι	Receive Analog Ring Input
18	RVDD		Receive Analog Positive Supply
19, 20, 24	RVSS		Receive Analog Signal Ground
21	MCLK	Ι	Master Clock Input
22	XTALD	0	Quartz Crystal Driver
25	ĪNT	0	Active-Low Interrupt
29	TTIP	0	Transmit Analog Tip Output
30	TVSS		Transmit Analog Signal Ground
31	TVDD		Transmit Analog Positive Supply
32	TRING	0	Transmit Analog Ring Output
33	TCHBLK	0	Transmit Channel Block
34	TLCLK	0	Transmit Link Clock
35	TLINK	Ι	Transmit Link Data
37	TSYNC	I/O	Transmit Sync
38	TPOSI	Ι	Transmit Positive Data Input
39	TNEGI	Ι	Transmit Negative Data Input
40	TCLKI	Ι	Transmit Clock Input
41	TCLKO	0	Transmit Clock Output
42	TNEGO	0	Transmit Negative Data Output
43	TPOSO	0	Transmit Positive Data Output
44, 61, 81,	DUDD		
83	DVDD		Digital Positive Supply
45, 60, 80,	DUCC		Disidel Care and
84	DVSS		Digital Signal Ground
46	TCLK	Ι	Transmit Clock
47	TSER	Ι	Transmit Serial Data
48	TSIG	Ι	Transmit Signaling Input
49	TESO	0	Transmit Elastic Store Output
50	TDATA	Ι	Transmit Data
51	TSYSCLK	Ι	Transmit System Clock
52	TSSYNC	Ι	Transmit System Sync
53	TCHCLK	0	Transmit Channel Clock
55	MUX	Ι	Bus Operation
56	D0/AD0	I/O	Data Bus Bit 0/Address/Data Bus Bit 0

PIN	NAME	TYPE	FUNCTION
57	D1/AD1	I/O	Data Bus Bit 1/Address/Data Bus Bit 1
58	D2/AD2	I/O	Data Bus Bit 2/Address/Data Bus Bit 2
59	D3/AD3	I/O	Data Bus Bit 3/Address/Data Bus Bit 3
62	D4/AD4	I/O	Data Bus Bit 4/Address/Data Bus Bit 4
63	D5/AD5	I/O	Data Bus Bit 5/Address/Data Bus Bit 5
64	D6/AD6	I/O	Data Bus Bit 6/Address/Data Bus Bit 6
65	D7/AD7	I/O	Data Bus Bit 7/Address/Data Bus Bit 7
66–72	A0–A6	Ι	Address Bus Bit 0
73	A7/ALE	Ι	Address Bus Bit 7/Address Latch Enable
74	$\overline{\text{RD}}(\overline{\text{DS}})$	Ι	Active-Low Read Input (Data Strobe)
75	$\overline{CS}$	Ι	Active-Low Chip Select
77	$\overline{WR}(R/\overline{W})$	Ι	Active-Low Write Input (Read/Write)
78	RLINK	0	Receive Link Data
79	RLKCLK	0	Receive Link Clock
82	RCLK	0	Receive Clock
85	RDATA	0	Receive Data
86	RPOSI	Ι	Receive Positive Data Input
87	RNEGI	Ι	Receive Negative Data Input
88	RCLKI	Ι	Receive Clock Input
89	RCLKO	0	Receive Clock Output
90	RNEGO	0	Receive Negative Data Output
91	RPOSO	0	Receive Positive Data Output
92	RCHCLK	0	Receive Channel Clock
93	RSIGF	0	Receive Signaling Freeze Output
94	RSIG	0	Receive Signaling Output
95	RSER	0	Receive Serial Data
96	RMSYNC	0	Receive Multiframe Sync
97	RFSYNC	0	Receive Frame Sync
98	RSYNC	I/O	Receive Sync
99	RLOS/LOTC	0	Receive Loss of Sync/Loss of Transmit Clock
100	RSYSCLK	Ι	Receive System Clock

# 2.1 Transmit Side Digital Pins

PIN	NAME	FUNCTION
	1 (1 11 (11)	<b>Transmit Clock.</b> A 2.048MHz primary clock. Used to clock data through the transmit
46	TCLK	side formatter. Must be present for the parallel control port to operate properly. If not
		present, the Loss of Transmit Clock (LOTC) function can provide a clock.
		<b>Transmit Serial Data.</b> Transmit NRZ serial data. Sampled on the falling edge of
47	TSER	TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of
		TSYSCLK when the transmit side elastic store is enabled.
		Transmit Channel Clock. A 256kHz clock that pulses high during the LSB of each
50	TOUGUN	channel. Synchronous with TCLK when the transmit side elastic store is disabled.
53	TCHCLK	Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for
		parallel to serial conversion of channel data.
		<b>Transmit Channel Block.</b> A user-programmable output that can be forced high or low
		during any of the 32 E1 channels. Synchronous with TCLK when the transmit side
		elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic
		store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in
33	TCHBLK	applications where not all E1 channels are used such as Fractional E1, 384kbps (H0),
		768kbps, 1920kbps (H12), or ISDN-PRI. Also useful for locating individual channels in
		drop-and-insert applications, for external per-channel loopback, and for per-channel
		conditioning. See Section $\underline{10}$ for details.
		Transmit System Clock. 1.544MHz or 2.048MHz clock. Only used when the transmit
51	TSYSCLK	side elastic store function is enabled. Should be tied low in applications that do not use
		the transmit side elastic store. Can be burst at rates up to 8.192MHz.
24		Transmit Link Clock. 4 kHz or 20kHz demand clock (Sa bits) for the TLINK input.
34	TLCLK	See Section <u>12</u> for details.
		Transmit Link Data. If enabled, this pin will be sampled on the falling edge of TCLK
35	TLINK	for data insertion into any combination of the Sa bit positions (Sa4 to Sa8). See Section
		12 for details.
		Transmit Sync. A pulse at this pin will establish either frame or multiframe boundaries
37	TSYNC	for the transmit side. This pin can also be programmed to output either a frame or
		multiframe pulse. It is always synchronous with TCLK. See Section <u>14</u> for details.
		Transmit System Sync. Only used when the transmit side elastic store is enabled. A
52	TSSYNC	pulse at this pin will establish either frame or multiframe boundaries for the transmit
52	1001110	side. Should be tied low in applications that do not use the transmit side elastic store.
		Always synchronous with TSYSCLK.
		Transmit Signaling Input. When enabled, this input will sample signaling bits for
48	TSIG	insertion into outgoing PCM E1 data stream. Sampled on the falling edge of TCLK
	1010	when the transmit side elastic store is disabled. Sampled on the falling edge of
		TSYSCLK when the transmit side elastic store is enabled. See Section <u>14</u> for details.
4.0		Transmit Elastic Store Data Output. Updated on the rising edge of TCLK with data
49	TESO	out of the transmit side elastic store whether the elastic store is enabled or not. This pin
		is normally tied to TDATA.
50	TDATA	<b>Transmit Data.</b> Sampled on the falling edge of TCLK with data to be clocked through
		the transmit side formatter. This pin is normally tied to TESO.
42	TROCO	Transmit Positive Data Output. Updated on the rising edge of TCLKO with the
43	TPOSO	bipolar data out of the transmit side formatter. Can be programmed to source NRZ data
		via the Output Data Format (TCR1.7) control bit. This pin is normally tied to TPOSI.
42	TNEGO	<b>Transmit Negative Data Output.</b> Updated on the rising edge of TCLKO with the bigelar data out of the transmit side formatter. This rin is normally tied to TNECL
		bipolar data out of the transmit side formatter. This pin is normally tied to TNEGI.
4.1		<b>Transmit Clock Output.</b> Buffered clock that is used to clock data through the transmit side formatter (i.e., either TCLK or BCLKO if Loss of Transmit Clock is analyzed and in
41	TCLKO	side formatter (i.e., either TCLK or RCLKO if Loss of Transmit Clock is enabled and in affect or PCLKL if remote loophack is enabled). This pip is normally tied to TCLKL
		effect, or RCLKI if remote loopback is enabled). This pin is normally tied to TCLKI.

PIN	NAME	FUNCTION
38	TPOSI	<b>Transmit Positive Data Input.</b> Sampled on the falling edge of TCLKI for data to be transmitted out onto the E1 line. Can be internally connected to TPOSO by tying the LIUC pin high.
39	TNEGI	<b>Transmit Negative Data Input.</b> Sampled on the falling edge of TCLKI for data to be transmitted out onto the E1 line. Can be internally connected to TNEGO by tying the LIUC pin high.
40	TCLKI	<b>Transmit Clock Input.</b> Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC pin high.

# 2.2 Receive Side Digital Pins

PIN	NAME	FUNCTION
78	RLINK	<b>Receive Link Data.</b> Updated with the full recovered E1 datastream on the rising edge of RCLK.
79	RLCLK	<b>Receive Link Clock.</b> A 4kHz to 20kHz clock (Sa bits) for the RLINK output. See Section <u>12</u> for details.
82	RCLK	<b>Receive Clock.</b> 2.048MHz clock that is used to clock data through the receive side framer.
92	RCHCLK	<b>Receive Channel Clock.</b> A 256kHz clock that pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data.
1	RCHBLK	<b>Receive Channel Block.</b> A user-programmable output that can be forced high or low during any of the 32 E1 channels. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used, such as Fractional E1, 384kbps service, 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See Section <u>10</u> for details.
95	RSER	<b>Receive Serial Data.</b> Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.
98	RSYNC	<b>Receive Sync.</b> An extracted pulse, one RCLK wide, is output at this pin, which identifies either frame or CAS/CRC4 multiframe boundaries. If the receive side elastic store is enabled, then this pin can be enabled to be an input at which a frame or multiframe boundary pulse synchronous with RSYSCLK is applied.
97	RFSYNC	<b>Receive Frame Sync.</b> An extracted 8kHz pulse, one RCLK wide, is output at this pin that identifies frame boundaries.
96	RMSYNC	<b>Receive Multiframe Sync.</b> An extracted pulse, one RSYSCLK wide, is output at this pin, which identifies multiframe boundaries. If the receive side elastic store is disabled, then this output will output multiframe boundaries associated with RCLK.
85	RDATA	<b>Receive Data.</b> Updated on the rising edge of RCLK with the data out of the receive side framer.
100	RSYSCLK	<b>Receive System Clock.</b> 1.544MHz or 2.048MHz clock. Only used when the elastic store function is enabled. Should be tied low in applications that do not use the elastic store. Can be burst at rates up to 8.192MHz.
94	RSIG	<b>Receive Signaling Output.</b> Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled. See Section <u>14</u> .
99	RLOS/LOTC	Receive Loss of Sync/Loss of Transmit Clock. A dual function output that is

PIN	NAME	FUNCTION
		controlled by the TCR2.0 control bit. This pin can be programmed to either toggle high
		when the synchronizer is searching for the frame and multiframe or to toggle high if the
		TCLK pin has not been toggled for 5µs.
		Receive Carrier Loss. Set high when the line interface detects a loss of carrier. Note: A
6	RCL	test mode exists to allow the DS2154 to detect carrier loss at RPOSI and RNEGI in
		place of detection at RTIP and RRING.
93	RSIGF	Receive Signaling Freeze. Set high when the signaling data is frozen via either
,5	10101	automatic or manual intervention. Used to alert downstream equipment of the condition.
3	8MCLK	8MHz Clock. A 8.192MHz output clock that is referenced to the clock that is output at
	omeen	the RCLK pin.
91	RPOSO	Receive Positive Data Output. Updated on the rising edge of RCLKO with the bipolar
<i></i>		data out of the line interface. This pin is normally tied to RPOSI.
90	RNEGO	Receive Negative Data Output. Updated on the rising edge of RCLKO with the bipolar
	III (EGO	data out of the line interface. This pin is normally tied to RNEGI.
89	RCLKO	<b>Receive Clock Output.</b> Buffered recovered clock from the E1 line. This pin is normally
	Relife	tied to RCLKI.
		Receive Positive Data Input. Sampled on the falling edge of RCLKI for data to be
86	RPOSI	clocked through the receive side framer. RPOSI and RNEGI can be tied together for a
		NRZ interface. Can be internally connected to RPOSO by tying the LIUC pin high.
		Receive Negative Data Input. Sampled on the falling edge of RCLKI for data to be
87	RNEGI	clocked through the receive side framer. RPOSI and RNEGI can be tied together for a
		NRZ interface. Can be internally connected to RNEGO by tying the LIUC pin high.
		Receive Clock Input. Clock used to clock data through the receive side framer. This pin
88	RCLKI	is normally tied to RCLKO. Can be internally connected to RCLKO by tying the LIUC
		pin high. RCLKI must be present for the parallel control port to operate properly.

# 2.3 Parallel Control Port Pins

PIN	NAME	FUNCTION
25	ĪNT	Interrupt. Flags host controller during conditions and change of conditions defined in
		the Status Registers 1 and 2. Active-low, open-drain output.
14	TEST	<b>Tri-State Control.</b> Set high to tri-state all output and I/O pins (including the parallel
		control port). Set low for normal operation. Useful in board-level testing.
55	MUX	Bus Operation. Set low to select nonmultiplexed bus operation. Set high to select
55	MOX	multiplexed bus operation.
	D0–D7/	<b>Data Bus or Address/Data Bus.</b> In nonmultiplexed bus operation (MUX = 0), serves as
56-65	AD0–AD7	the data bus. In multiplexed bus operation (MUX = 1), serves as an 8-bit multiplexed
AD0-AD7		address/data bus.
66–72	A0–A6	Address Bus. In nonmultiplexed bus operation ( $MUX = 0$ ), serves as the address bus. In
00-72	A0-A0	multiplexed bus operation (MUX = 1), these pins are not used and should be tied low.
		Bus Type Select. Strap high to select Motorola bus timing; strap low to select Intel bus
11	BTS	timing. This pin controls the function of the $\overline{RD}(\overline{DS})$ , ALE(AS), and $\overline{WR}(R/\overline{W})$ pins.
		If $BTS = 1$ , then these pins assume the function listed in parentheses.
74		<b>Read Input (Data Strobe).</b> $\overline{\text{RD}}$ and $\overline{\text{DS}}$ are active-low signals when MUX = 1. DS is
74	$\overline{RD}(\overline{DS})$	active high when $MUX = 0$ . See the bus timing diagrams.
75	$\overline{CS}$	<b>Chip Select.</b> Must be low to read or write to the device. $\overline{CS}$ is an active-low signal.
		A7 or Address Latch Enable (Address Strobe). In nonmultiplexed bus operation
73	ALE(AS)	(MUX = 0), serves as the upper address bit. In multiplexed bus operation (MUX = 1),
	、 <i>、 、 、</i>	serves to demultiplex the bus on a positive-going edge.
77	$\overline{\mathrm{WR}}(\mathrm{R}/\overline{\mathrm{W}})$	Write Input (Read/Write). WR is an active-low signal.

## 2.4 Line Interface Pins

PIN	NAME	FUNCTION
21	MCLK	<b>Master Clock Input.</b> A 2.048MHz (±50ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for jitter attenuation. A quartz crystal of 2.048MHz may be applied across MCLK and XTALD instead of the TTL level clock source.
22	XTALD	<b>Quartz Crystal Driver.</b> A quartz crystal of 2.048MHz may be applied across MCLK and XTALD instead of a TTL level clock source at MCLK. Leave open circuited if a TTL clock source is applied at MCLK.
13	8XCLK	<b>Eight Times Clock</b> . A 16.384MHz clock that is frequency locked to the 2.048MHz clock provided from the clock/data recovery block (if the jitter attenuator is enabled on the receive side) or from the TCLKI pin (if the jitter attenuator is enabled on the transmit side). Can be internally disabled via the TEST2 register if not needed.
12	LIUC	Line Interface Connect. Tie low to separate the line interface circuitry from the framer/formatter circuitry and activate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/ RCLKI pins. Tie high to connect the line interface circuitry to the framer/formatter circuitry and deactivate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. When LIUC is tied high, the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins should be tied low.
16, 17	RTIP, RRING	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the E1 line. See Section <u>13</u> for details.
29, 32	TTIP, TRING	<b>Transmit Tip and Ring.</b> Analog line driver outputs. These pins connect via a 1:1.15 or 1:1.36 step-up transformer to the E1 line. See Section <u>13</u> for details.

# 2.5 Supply Pins

PIN	NAME	FUNCTION
44, 61, 81, 83	DVDD	<b>Digital Positive Supply.</b> $5.0V \pm 5\%$ . Should be tied to the RVDD and TVDD pins.
18	RVDD	<b>Receive Analog Positive Supply.</b> $5.0V \pm 5\%$ . Should be tied to the DVDD and TVDD pins.
31	TVDD	<b>Transmit Analog Positive Supply.</b> $5.0V \pm 5\%$ . Should be tied to the RVDD and DVDD pins.
45, 60, 80, 84	DVSS	Digital Signal Ground. Should be tied to the RVSS and TVSS pins.
19, 20, 24	RVSS	Receive Analog Signal Ground. 0V. Should be tied to the DVSS and TVSS pins.
30	TVSS	Transmit Analog Ground. 0V. Should be tied to the RVSS and DVSS pins.

# Table 2-1. Register Map

	D/W	REGISTER				
ADDRESS	R/W	DESCRIPTION	NAME			
00	R	BPV or Code Violation Count 1	VCR1			
01	R	BPV or Code Violation Count 2	VCR2			
02	R	CRC4 Error Count 1/FAS Error Count 1	CRCCR1			
03	R	CRC4 Error Count 2	CRCCR2			
04	R	E-Bit Count 1/FAS Error Count 2	EBCR1			
05	R	E-Bit Count 2	EBCR2			
06	R/W	Status 1	SR1			
07	R/W	Status 2	SR2			
08	R/W	Receive Information	RIR			
09, 0A–0E, 1D		Not Present	—			
0F	R	Device ID Register	IDR			
10	R/W	Receive Control 1	RCR1			
11	R/W	Receive Control 2	RCR2			
12	R/W	Transmit Control 1	TCR1			
13	R/W	Transmit Control 2	TCR2			
14	R/W	Common Control 1	CCR1			
15	R/W	Test 1	TEST1 (set to 00h)			
16	R/W	Interrupt Mask 1	IMR1			
17	R/W	Interrupt Mask 2	IMR2			
18	R/W	Line Interface Control	LICR			
19	R/W	Test 2	TEST2 (set to 00h)			
1A	R/W	Common Control 2	CCR2			
1B	R/W	Common Control	CCR3			
1C	R/W	Transmit Sa Bit Control	TSaCR			
1E	R	Synchronizer Status	SSR			
1F	R	Receive Non-Align Frame	RNAF			
20	R/W	Transmit Align Frame	TAF			
21	R/W	Transmit Non-Align Frame	TNAF			
22	R/W	Transmit Channel Blocking 1	TCBR1			
23	R/W	Transmit Channel Blocking 2	TCBR2			
24	R/W	Transmit Channel Blocking 3	TCBR3			
25	R/W	Transmit Channel Blocking 4	TCBR4			
26	R/W	Transmit Idle 1	TIR1			
27	R/W	Transmit Idle 2	TIR2			
28	R/W	Transmit Idle 3	TIR3			
29	R/W	Transmit Idle 4	TIR4			

	DAV	REGISTER				
ADDRESS	R/W	DESCRIPTION	NAME			
2A	R/W	Transmit Idle Definition	TIDR			
2B	R/W	Receive Channel Blocking 1	RCBR1			
2C	R/W	Receive Channel Blocking 2	RCBR2			
2D	R/W	Receive Channel Blocking 3	RCBR3			
2E	R/W	Receive Channel Blocking 4	RCBR4			
2F	R	Receive Align Frame	RAF			
30	R	Receive Signaling 1	RS1			
31	R	Receive Signaling 2	RS2			
32	R	Receive Signaling 3	RS3			
33	R	Receive Signaling 4	RS4			
34	R	Receive Signaling 5	RS5			
35	R	Receive Signaling 6	RS6			
36	R	Receive Signaling 7	RS7			
37	R	Receive Signaling 8	RS8			
38	R	Receive Signaling 9	RS9			
39	R	Receive Signaling 10	RS10			
3A	R	Receive Signaling 11	RS11			
3B	R	Receive Signaling 12	RS12			
3C	R	Receive Signaling 13	RS13			
3D	R	Receive Signaling 14	RS14			
3E	R	Receive Signaling 15	RS15			
3F	R	Receive Signaling 16	RS16			
40	R/W	Transmit Signaling 1	TS1			
41	R/W	Transmit Signaling 2	TS2			
42	R/W	Transmit Signaling 3	TS3			
43	R/W	Transmit Signaling 4	TS4			
44	R/W	Transmit Signaling 5	TS5			
45	R/W	Transmit Signaling 6	TS6			
46	R/W	Transmit Signaling 7	TS7			
47	R/W	Transmit Signaling 8	TS8			
48	R/W	Transmit Signaling 9	TS9			
49	R/W	Transmit Signaling 10	TS10			
4A	R/W	Transmit Signaling 11	TS11			
4B	R/W	Transmit Signaling 12	TS12			
4C	R/W	Transmit Signaling 13	TS13			
4D	R/W	Transmit Signaling 14	TS14			
4E	R/W	Transmit Signaling 15	TS15			
4F	R/W	Transmit Signaling 16	TS16			

	DAV	REGISTER				
ADDRESS	R/W	DESCRIPTION	NAME			
50	R/W	Transmit Si Bits Align Frame	TSiAF			
51	R/W	Transmit Si Bits Non-Align Frame	TSiNAF			
52	R/W	Transmit Remote Alarm Bits	TRA			
53	R/W	Transmit Sa4 Bits	TSa4			
54	R/W	Transmit Sa5 Bits	TSa5			
55	R/W	Transmit Sa6 Bits	TSa6			
56	R/W	Transmit Sa7 Bits	TSa7			
57	R/W	Transmit Sa8 Bits	TSa8			
58	R	Receive Si Bits Align Frame	RSiAF			
59	R	Receive Si Bits Non-Align Frame	RSiNAF			
5A	R	Receive Remote Alarm Bits	RRA			
5B	R	Receive Sa4 Bits	RSa4			
5C	R	Receive Sa5 Bits	RSa5			
5D	R	Receive Sa6 Bits	RSa6			
5E	R	Receive Sa7 Bits	RSa7			
5F	R	Receive Sa8 Bits	RSa8			
60	R/W	Transmit Channel 1	TC1			
61	R/W	Transmit Channel 2	TC2			
62	R/W	Transmit Channel 3	TC3			
63	R/W	Transmit Channel 4	TC4			
64	R/W	Transmit Channel 5	TC5			
65	R/W	Transmit Channel 6	TC6			
66	R/W	Transmit Channel 7	TC7			
67	R/W	Transmit Channel 8	TC8			
68	R/W	Transmit Channel 9	TC9			
69	R/W	Transmit Channel 10	TC10			
6A	R/W	Transmit Channel 11	TC11			
6B	R/W	Transmit Channel 12	TC12			
6C	R/W	Transmit Channel 13	TC13			
6D	R/W	Transmit Channel 14	TC14			
6E	R/W	Transmit Channel 15	TC15			
6F	R/W	Transmit Channel 16	TC16			
70	R/W	Transmit Channel 17	TC17			
71	R/W	Transmit Channel 18.	TC18			
72	R/W	Transmit Channel 19	TC19			
73	R/W	Transmit Channel 20	TC20			
74	R/W	Transmit Channel 21	TC21			
75	R/W	Transmit Channel 22	TC22			

	DAV	REGISTER				
ADDRESS	R/W	DESCRIPTION	NAME			
76	R/W	Transmit Channel 23	TC23			
77	R/W	Transmit Channel 24	TC24			
78	R/W	Transmit Channel 25	TC25			
79	R/W	Transmit Channel 26	TC26			
7A	R/W	Transmit Channel 27	TC27			
7B	R/W	Transmit Channel 28	TC28			
7C	R/W	Transmit Channel 29	TC29			
7D	R/W	Transmit Channel 30	TC30			
7E	R/W	Transmit Channel 31	TC31			
7F	R/W	Transmit Channel 32	TC32			
80	R/W	Receive Channel 1	RC1			
81	R/W	Receive Channel 2	RC2			
82	R/W	Receive Channel 3	RC3			
83	R/W	Receive Channel 4	RC4			
84	R/W	Receive Channel 5	RC5			
85	R/W	Receive Channel 6	RC6			
86	R/W	Receive Channel 7	RC7			
87	R/W	Receive Channel 8	RC8			
88	R/W	Receive Channel 9	RC9			
89	R/W	Receive Channel 10	RC10			
8A	R/W	Receive Channel 11	RC11			
8B	R/W	Receive Channel 12	RC12			
8C	R/W	Receive Channel 13	RC13			
8D	R/W	Receive Channel 14	RC14			
8E	R/W	Receive Channel 15	RC15			
8F	R/W	Receive Channel 16	RC16			
90	R/W	Receive Channel 17	RC17			
91	R/W	Receive Channel 18	RC18			
92	R/W	Receive Channel 19	RC19			
93	R/W	Receive Channel 20	RC20			
94	R/W	Receive Channel 21	RC21			
95	R/W	Receive Channel 22	RC22			
96	R/W	Receive Channel 23	RC23			
97	R/W	Receive Channel 24	RC24			
98	R/W	Receive Channel 25	RC25			
99	R/W	Receive Channel 26	RC26			
9A	R/W	Receive Channel 27	RC27			
9B	R/W	Receive Channel 28	RC28			

	R/W	REGISTER				
ADDRESS	K/W	DESCRIPTION	NAME			
9C	R/W	Receive Channel 29	RC29			
9D	R/W	Receive Channel 30	RC30			
9E	R/W	Receive Channel 31	RC31			
9F	R/W	Receive Channel 32	RC32			
A0	R/W	Transmit Channel Control 1	TCC1			
A1	R/W	Transmit Channel Control 2	TCC2			
A2	R/W	Transmit Channel Control 3	TCC3			
A3	R/W	Transmit Channel Control 4	TCC4			
A4	R/W	Receive Channel Control 1	RCC1			
A5	R/W	Receive Channel Control 2	RCC2			
A6	R/W	Receive Channel Control 3	RCC3			
A7	R/W	Receive Channel Control 4	RCC4			
A8	R/W	Common Control 4	CCR4			
A9	R	Transmit DS0 Monitor	TDS0M			
AA	R/W	Common Control 5	CCR5			
AB	R	Receive DS0 Monitor	RDS0M			
AC	R/W	Test 3	TEST3 (set to 00h)			
AD	R/W	Not Used	(set to 00h)			
AE	R/W	Not Used	(set to 00h)			
AF	R/W	Not Used	(set to 00h)			

Note 1: Test Registers 1, 2, and 3 are used only by the factory; these registers must be cleared (set to all 0s) on power-up initialization to ensure proper operation. Note 2: Register banks Bxh, Cxh, Dxh, Exh, and Fxh are not accessible.

# 3 PARALLEL PORT

The DS2154 is controlled via either a nonmultiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an external microcontroller or microprocessor. The DS2154 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses. See the timing diagrams in the AC Electrical Characteristics in Section <u>16</u> for more details.

## 4 CONTROL, ID, AND TEST REGISTERS

The operation of the DS2154 is configured via a set of nine control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2154 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and five Common Control Registers (CCR1 to CCR5). Each of the nine registers is described in this section.

There is a device Identification Register (IDR) at address 0Fh. The MSB of this read-only register is fixed to a 1 indicating that the DS2154 is present. The pin-for-pin compatible T1 version of the DS2154 is the DS2152, which also has an ID register at address 0Fh. The user can read the MSB to determine which chip is present because the MSB is set to 1 in the DS2154, and is set to 0 in the DS2152. The lower 4 bits of the IDR are used to display the die revision of the chip.

The Test Registers at addresses 15, 19, and AC hex are used by the factory in testing the DS2154. On power-up, the Test Registers should be set to 00 hex for the DS2154 to operate properly.

(MSB)						,	(LSB)
T1E1	0	0	0	ID3	ID2	ID1	ID0
SYMBO	DL PO	SITION	NAME ANI	DESCRIPT	ΓΙΟΝ		
T1E1	]	IDR.7	<b>T1 or E1 Ch</b> 0 = T1 chip 1 = E1 chip	ip Determin	ation Bit.		
ID3		IDR.3	<b>Chip Revision Bit 3.</b> MSB of a decimal code that represents the chip revision.			epresents the	
ID2	]	IDR.1	Chip Revisi	on Bit 2.			
ID1	]	IDR.2	Chip Revision	on Bit 1.			
ID0		IDR.0	Chip Revision		B of a decimation of a decimat	al code that re	epresents the

## IDR: DEVICE IDENTIFICATION REGISTER (Address = 0F Hex)

# RCR1: RECEIVE CONTROL REGISTER 1 (Address = 10 Hex)

(MSB)				,		,	(LSB)
RSMF	RSM	RSIO			FRC	SYNCE	RESYNC
SYMBOL	РО	SITION	NAME ANI	DESCRIPT	ΓΙΟΝ		
RSMF	R	CR1.7	programmed 0 = RSYNC	<b>Itiframe Fun</b> in the multificoutputs CAS outputs CRC	rame mode (I multiframe b	oundaries	SYNC pin is
RSM	R	CR1.6		<b>de Select.</b> ode (see the ti ne mode (see			
RSIO	R	CR1.5	RCR2.1 = 0. $0 = RSYNC$	) is an output (	depends on F	must be set RCR1.6) lastic store en	
_		CR1.4, CR1.3	Not Assigne	<b>d.</b> Should be	set to 0 when	n written.	
FRC		2CR1.2		FAS received FAS or bit 2		ee consecutive S is received i	
SYNCE	R	CR1.1	<b>Sync Enable</b> 0 = auto resy 1 = auto resy	nc enabled			
RESYNC	R	CR1.0	•			nigh, a resync sequent resyn	

# Table 4-1. Sync/Resync Criteria

FRAME OR MULTIFRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS FAS present in frame N and N + 2, and FAS not present in frame N + 1 Three consecutive incorrect Alternate (RCR1.2 = 1) the above criteria is met or three consecutive incorrect bit 2 of non-FAS received		G.706 4.1.1 4.1.2
CRC4	Two valid MF alignment words found within 8ms	915 or more CRC4 code words out of 1000 received in error	G.706 4.2 and 4.3.2
CAS	Valid MF alignment word found and previous time slot 16 contains code other than all 0s	Two consecutive MF alignment words received in error	G.732 5.2

MSB)							(LSB)
Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	RBCS	RESE	
SYMBO	L PC	DSITION	NAME ANI	D DESCRIP	ΓΙΟΝ		
Sa8S	I	RCR2.7	position; set		e RLCLK lov	CLK pulse at w during Sa8	
Sa7S RCR2.6		<b>Sa7 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa7 bit position; set to 0 to force RLCLK low during Sa7 bit position. See Section <u>14</u> for timing details.					
Sa6S RCR2.5		RCR2.5	<b>Sa6 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa6 b position; set to 0 to force RLCLK low during Sa6 bit position See Section <u>14</u> for timing details.				
Sa5S RCR2.4		<b>Sa5 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa5 bit position; set to 0 to force RLCLK low during Sa5 bit position. See Section <u>14</u> for timing details.					
Sa4S RCR2.3		<b>Sa4 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa4 bit position; set to 0 to force RLCLK low during Sa4 bit position See Section <u>14</u> for timing details.					
RBCS RCR2.2		RCR2.2	<b>Receive Side Backplane Clock Select.</b> 0 = if RSYSCLK is 1.544MHz 1 = if RSYSCLK is 2.048MHz				
RESE		RCR2.1	0 = elastic st	e Elastic Stor ore is bypass ore is enabled	ed		
	T	RCR2.0	Not Assigna	d. Should be	ast to 0 with se		

## RCR2: RECEIVE CONTROL REGISTER 2 (Address = 11 Hex)

MSB)		DL REGISTER 1 (Address = 12 Hex) (LSB)
ODF	TFPT T16S	TUA1 TSiS TSA1 TSM TSIO
SYMBOL	POSITION	NAME AND DESCRIPTION
ODF	TCR1.7	<b>Output Data Format.</b> 0 = bipolar data at TPOSO and TNEGO 1 = NRZ data at TPOSO; TNEGO = 0
TFPT	TCR1.6	<b>Transmit Time Slot 0 Pass Through.</b> 0 = FAS bits/Sa bits/Remote Alarm sourced internally from th TAF and TNAF registers 1 = FAS bits/Sa bits/Remote Alarm sourced from TSER
T16S	TCR1.5	<b>Transmit Time Slot 16 Data Select.</b> 0 = sample time slot 16 at TSER pin 1 = source time slot 16 from TS0 to TS15 registers
TUA1	TCR1.4	<b>Transmit Unframed All 1s.</b> 0 = transmit data normally 1 = transmit an unframed all 1's code at TPOSO and TNEGO
TSiS	TCR1.3	<b>Transmit International Bit Select.</b> 0 = sample Si bits at TSER pin 1 = source Si bits from TAF and TNAF registers (in this mod TCR1.6 must be set to 0)
TSA1	TCR1.2	<b>Transmit Signaling All 1s.</b> 0 = normal operation 1 = force time slot 16 in every frame to all 1s
TSM	TCR1.1	<b>TSYNC Mode Select</b> . 0 = frame mode (see the timing in Section 14) 1 = CAS and CRC4 multiframe mode (see the timing in Section <u>14</u> )
TSIO	TCR1.0	<b>TSYNC I/O Select.</b> 0 = TSYNC is an input 1 = TSYNC is an output

TCR1 TRANSMIT CONTROL REGISTER 1 (Address = 12 Hex) 

Note: See <u>Figure 14-11</u> for more details about how the Transmit Control Registers affect the operation of the DS2154.

MSB)								(LSB)	
Sa8S	Sa7S	Sa	6S Sa5	S	Sa4S	ODM	AEBE	PF	
SYMBOL POSITION		ON NAME	NAME AND DESCRIPTION						
Sa8S		TCR2.7					Sa8 bit from See Section <u>1</u>		
Sa7S TCR2.		TCR2.6		Sa7 Bit Select. Set to 1 to source the Sa7 bit from the TLI pin; set to 0 to not source the Sa7 bit. See Section $14$ for tim details.					
Sa6S		TCR2.5					Sa6 bit from See Section <u>1</u>		
Sa5S		TCR2.4					Sa5 bit from See Section <u>1</u>		
Sa4S		TCR2.3					Sa4 bit from See Section <u>1</u>		
ODM	[	TCR2.2	0 = put wide	ses a			e one full TC 1/2 TCLKO p	-	
AEBE		TCR2.1	0 = E-b	its no		lly set in the t	ransmit direct	ion	
PF		TCR2.0	$0 = \operatorname{Rec}$	eive	<b>RLOS/LOT</b> Loss of Sync Fransmit Clo	(RLOS)			

## TCR2: TRANSMIT CONTROL REGISTER 2 (Address = 13 Hex)

MSB)				-		-	(LSB)
FLB	THDB3	TG802	TCRC4	RSM	RHDB3	RG802	RCRC4
SYMBO	L PO	SITION	NAME AND	DESCRIP	TION		
FLB	С	CR1.7	Framer Loop 0 = loopback 1 =loopback	disabled			
THDB3	С	CR1.6	<b>Transmit HI</b> 0 = HDB3 dis 1 = HDB3 en	sabled			
TG802	C	CR1.5	0 = do not for	ce TCHBL	See Section K high during during bit 1 of	bit 1 of time	
TCRC4	С	CR1.4	<b>Transmit CF</b> 0 = CRC4 dis 1 = CRC4 ena	abled			
RSM	C	CR1.3	<b>Receive Sign</b> 0 = CAS sign 1 = CCS sign	aling mode	Select.		
RHDB3	С	CR1.2	Receive HDB 0 = HDB3 dis 1 = HDB3 en	sabled			
RG802	С	CCR1.1	0 = do not for	ce RCHBL	See Section <u>14</u> K high during during bit 1 o	bit 1 of time	slot 26
RCRC4	С	CR1.0	Receive CRC 0 = CRC4 dis 1 = CRC4 end	abled			

# CCR1: COMMON CONTROL REGISTER 1 (Address = 14 Hex)

MSB)		(LSB)					
ECUS	VCRFS AAIS	ARA RSERC LOTCMC RFF RFE					
SYMBOL	POSITION	NAME AND DESCRIPTION					
ECUS	CCR2.7	Error Counter Update Select. See Section <u>6</u> for details. 0 = update error counters once a second 1 = update error counters every 62.5ms (500 frames)					
VCRFS	CCR2.6	VCR Function Select. See Section <u>6</u> for details. 0 = count Bipolar Violations (BPVs) 1 = count Code Violations (CVs)					
AAIS	CCR2.5	Automatic AIS Generation. 0 = disabled 1 = enabled					
ARA	CCR2.4	Automatic Remote Alarm Generation. 0 = disabled 1 = enabled					
RSERC	CCR2.3	<b>RSER Control.</b> 0 = allow RSER to output data as received under all conditions 1 = force RSER to 1 under loss of frame alignment conditions					
LOTCMC	CCR2.2	<b>Loss of Transmit Clock Mux Control.</b> Determines whether the transmit side formatter should switch to the ever-prese RCLKO if the TCLK should fail to transition (see Figure 1-1). 0 = do not switch to RCLKO if TCLK stops $1 =$ switch to RCLKO if TCLK stops					
RFF CCR2.1		Receive Force Freeze. Freezes receive side signaling at RS (and RSER if CCR3.3 = 1); will override Receive Freeze Ena (RFE). See Section <u>8.2</u> for details. 0 = do not force a freeze event 1 = force a freeze event					
RFE	CCR2.0	<b>Receive Freeze Enable.</b> See Section <u>8.2</u> for details. 0 = no freezing of receive signaling data will occur 1 = allow freezing of receive signaling data at RSIG (and RSER if CCR3.3 = 1).					

MSB)		T			1	1	(LSB)		
TESE	TCBFS	TIRFS	ESR	RSRE	THSE	TBCS	RCLA		
SYMBOI	PO	SITION	NAME AN	D DESCRIP	TION				
TESE	C	CCR3.7	<b>Transmit Side Elastic Store Enable.</b> 0 = elastic store is bypassed 1 = elastic store is enabled						
TCBFS	C	CCR3.6	Select. $0 = TCBRs$	<b>Channel Bl</b> define the op define which	eration of the	TCHBLK ou	tput pin		
TIRFS	C	CCR3.5	<b>Transmit Idle Registers (TIR) Function Select.</b> See for details. 0 = TIRs define in which channels to insert idle code 1 = TIRs define in which channels to insert data fr (i.e., Per-Channel Loopback function)						
ESR	C	CCR3.4	<b>Elastic Stores Reset.</b> Setting this bit from a 1 to a the elastic stores to a known depth. ESR is level Should be toggled after RSYSCLK and TSYSCLF applied and are stable. Must be set and cleared subsequent reset. Do not leave this bit set high.				el trigger K have be		
RSRE CCR3.3			<ul> <li>Receive Side Signaling Re-Insertion Enable. See Section for details.</li> <li>0 = do not reinsert signaling bits into the data stream present at the RSER pin</li> <li>1 = reinsert the signaling bits into data stream presented at RSER pin</li> </ul>						
THSE	C	CCR3.2	Section 8.2 0 = do no stream press 1 = insert	Side Hardwa for details. t insert signa ented at the T signaling fro t the TSER pi	ling from the SER pin m the TSIG	e TSIG pin i	nto the d		
TBCS	C	CCR3.1	Transmit S 0 = if TSYS	Side Backplan SCLK is 1.544 SCLK is 2.048	ne Clock Sele MHz	ct.			
RCLA	C	CCR3.0	0 = RCL de	arrier Loss (R eclared upon 2 eclared upon 2	55 consecutiv	e 0s (125µs)			

#### CCR3: COMMON CONTROL REGISTER 3 (Address = 1B Hex)

MSB)				-		-	(LSB)
RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0
SYMBOL	РО	SITION	NAME AND	DESCRIP	ΓΙΟΝ		
RLB	C	CCR4.7	<b>Remote Loo</b> 0 = loopback 1 = loopback	disabled			
LLB	C	CCR4.6	Local Loopt 0 = loopback 1 = loopback	disabled			
LIAIS	C	CCR4.5	details. 0 = allow no TTIP and TR	rmal data fro JNG	om TPOSI/TI	able. See <u>Fig</u> NEGI to be tr tted at TTIP a	ansmitted
TCM4	C	CCR4.4		nes which tra	ansmit chann	ASB of a cha el data will a ails.	
TCM3	C	CCR4.3	Transmit Cl	nannel Moni	tor Bit 3.		
TCM2	C	CCR4.2	Transmit Cl	nannel Moni	tor Bit 2.		
TCM1	C	CCR4.1	Transmit Cl	nannel Moni	tor Bit 1.		
TCM0	C	CCR4.0	Transmit Cl	nannel Moni	tor Bit 0. LS	B of the chan	nel decode

# CCR4: COMMON CONTROL REGISTER 4 (Address = A8 Hex)

(MSB)	_			- (		- /	(LSB)		
LIRST			RCM4	RCM3	RCM2	RCM1	RCM0		
SYMBO	L PO	SITION	NAME AND	DESCRIPT	TION				
LIRST	C	CR5.7	Line Interface Reset. Setting this bit from a 0 to a 1 will initiate an internal reset that affects the clock recovery state machine and jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.						
		CR5.6, CR5.5	Not Assigned. Should be set to 0 when written.						
RCM4		CCR5.4	<b>Receive Channel Monitor Bit 4.</b> MSB of a channel decode t determines which receive channel data will appear in RDS0M register. See Section <u>7</u> for details.						
RCM3	C	CCR5.3	Receive Cha	nnel Monito	r Bit 3.				
RCM2	C	CR5.2	Receive Cha	nnel Monito	r Bit 2.				
RCM1	C	CR5.1	Receive Cha	nnel Monito	r Bit 1.				
RCM0	C	CR5.0	Receive Channel Monitor Bit 0. LSB of the channel decode.						

## CCR5: COMMON CONTROL REGISTER 5 (Address = AA Hex)

#### 4.1 Framer Loopback

When CCR1.7 is set to 1, the DS2154 enters a Framer Loopback (FLB) mode. See <u>Figure 1-1</u> for details. This loopback is useful in testing and debugging applications. In FLB, the DS2154 loops data from the transmit side back to the receive side. When FLB is enabled, the following occurs:

- 1) Data is transmitted as normal at TPOSO and TNEGO.
- 2) Data input via RPOSI and RNEGI is ignored.
- 3) The RCLK output is replaced with the TCLK input.

#### 4.2 Local Loopback

When CCR4.6 is set to 1, the DS2154 is forced into Local Loopback (LLB). In this loopback, data continues to be transmitted as normal through the transmit side of the DS2154. Data being received at RTIP and RRING is replaced with the data being transmitted. Data in this loopback passes through the jitter attenuator. See Figure 1-1 for more details.

#### 4.3 Remote Loopback

When CCR4.7 is set to 1, the DS2154 is forced into Remote Loopback (RLB). In this loopback, data input via the RPOSI and RNEGI pins is transmitted back to the TPOSO and TNEGO pins. Data continues to pass through the receive side framer of the DS2154 as it would normally, and the data from the transmit side formatter is ignored. See Figure 1-1 for more details.

## 4.4 Power-Up Sequence

On power-up, after the supplies are stable, the DS2154 should be configured for operation by writing to all of the internal registers (this includes the Test Registers) since the contents of the internal registers cannot be predicted on power-up. Next, the LIRST (CCR5.7) bit should be toggled from 0 to 1 to reset the line interface circuitry (it will take the DS2154 about 40ms to recover from the LIRST bit being toggled). Finally, after the RSYSCLK and TSYSCLK inputs are stable, the ESR bit should be toggled from a 0 to a 1 and then back to 0 (this step can be skipped if the elastic stores are not being used). Both TCLK and RCLKI must be present for the parallel control port to operate properly.

## 4.5 Automatic Alarm Generation

When either CCR2.4 or CCR2.5 is set to 1, the DS2154 monitors the receive side to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all 1s) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the DS2154 will either force an AIS alarm (if CCR2.5 = 1) or a Remote Alarm (CCR2.4 = 1) to be transmitted via the TPOSO and TNEGO pins. It is an illegal state to have both CCR2.4 and CCR2.5 set to 1 at the same time. If CCR2.4 = 1, then RAI will be transmitted according to ETS 300 011 specifications and a constant Remote Alarm will be transmitted if the DS2154 cannot find CRC4 multiframe synchronization within 400ms as per G.706.

# 5 STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real-time status of the DS2154: Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer Status Register (SSR). When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers is set to 1. All the bits in these registers operate in a latched fashion (except for the SSR). This means that if an event or an alarm occurs and a bit is set to a 1 in any of the registers, it remains set until the user reads that bit. The bit is cleared when it is read and it is not set again until the event has occurred again (or in the case of the RSA1, RSA0, RDMA, RUA1, RRA, RCL, and RLOS alarms, the bit remains set if the alarm is still present).

The user always precedes a read of the SR1, SR2, and RIR registers with a write. The byte written to the register informs the DS2154 which bits the user wishes to read and have cleared. The user writes a byte to one of these three registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location, the read register is updated with the latest information. When a 0 is written to a bit position, the read register is not updated and the previous value is held. A write to the status and information registers is immediately followed by a read of the same register. The read result should be logically ANDed with the mask byte that was just written, and this value should be written back into the same register to ensure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2154 with higher-order software languages.

The SSR register operates differently than the other three. It is a read-only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the INT output pin. Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2), respectively.

The interrupts caused by RUA1, RRA, RCL, and RLOS act differently than the interrupts caused by RSA1, RDMA, RSA0, RSLIP, RMF, RAF, TMF, SEC, TAF, LOTC, RCMF, and TSLIP. The four interrupts force the  $\overline{INT}$  pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in <u>Table 5-1</u>). The  $\overline{INT}$  pin is allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur. If the alarm is still present, the register bit remains set.

The event-caused interrupts force the  $\overline{INT}$  pin low when the event occurs. The  $\overline{INT}$  pin is allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

(MSB)				,		,	(LSB)		
TESF	TESE	JALT	RESF	RESE	CRCRC	FASRC	CASRC		
SYMBO	L PO	SITION	NAME ANI	D DESCRIP	ΓΙΟΝ				
TESF		RIR.7		<b>Transmit Side Elastic Store Full.</b> Set when the transmit side elastic store buffer fills and a frame is deleted.					
TESE		RIR.6	Transmit Si elastic store		t when the transmit side s repeated.				
JALT	JALT RIR.5			<b>Jitter Attenuator Limit Trip.</b> Set when the jitter attenuator FIFO reaches to within 4 bits of its limit; useful for debugging jitter attenuation operation.					
RESF	RESF RIR.4			<b>Receive Side Elastic Store Full.</b> Set when the receive side elastic store buffer fills and a frame is deleted.					
RESE		RIR.3	<b>Receive Side Elastic Store Empty.</b> Set when the elastic store buffer empties and a frame is repeated.				receive side		
CRCRC	CRCRC RIR.2		•	<b>RC Resync Criteria Met.</b> Set when 915/1000 code words beived in error.			de words are		
FASRC		RIR.1	<b>FAS Resync Criteria Met.</b> Set when 3 con are received in error.			3 consecutive	e FAS words		
CASRC		RIR.0		c Criteria N ords are recei		n 2 consecuti	ve CAS MF		

# **RIR: RECEIVE INFORMATION REGISTER (Address = 08 Hex)**

(MSB)						,	(LSB)			
CSC5	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA			
SYMBO CSC5	SYMBOLPOSITIONCSC5SSR.7			NAME AND DESCRIPTION CRC4 Sync Counter Bit 5. MSB of the 6-bit counter.						
CSC4		SSR.6	CRC4 Sync	Counter Bit	4.					
CSC3		SSR.5	CRC4 Sync	Counter Bit	3.					
CSC2		SSR.4	CRC4 Sync Counter Bit 2.							
CSC0		SSR.3	<b>CRC4 Sync Counter Bit 0.</b> LSB of the 6-bit counter. To LSB is not accessible.				ter. The next			
FASSA		SSR.2	•	Active. Set w the FAS leve		chronizer is s	searching for			
CASSA		SSR.1 <b>CAS MF Sync Active.</b> Set while the synotree of the CAS MF alignment word.			synchronizer is searching					
CRC4SA	A	SSR.0		Sync Active. 8 4 MF alignme		synchronizer	r is searching			

#### SSR: SYNCHRONIZER STATUS REGISTER (Address = 1E Hex)

#### 5.1 CRC4 Sync Counter

The CRC4 sync counter increments each time the 8ms CRC4 multiframe search times out. The counter is cleared when the DS2154 has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (CCR1.0 = 0). This counter is useful for determining the amount of time the DS2154 has been searching for synchronization at the CRC4 level. ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400ms, then the search should be abandoned and proper action taken. The CRC4 sync counter will rollover.

# SR1: STATUS REGISTER 1 (Address = 06 Hex)

(MSB)		1	1	T	1	ſ	(LSB)
RSA1	RDMA	RSA0	RSLIP	RUA1	RRA	RCL	RLOS
SYMBOL	PO	SITION	NAME AN	D DESCRIP	ΓΙΟΝ		
RSA1		SR1.7	contents of consecutive	time slot 16 frames. Thi ode. Both RS	contains les s alarm is r	<b>Change.</b> Set ss than three not disabled ) will be set in	0s over 16 in the CCS
RDMA		SR1.6	frame 0 has	s been set f		en bit 6 of tin ecutive multing mode.	
RSA0		SR1.5	full MF, tim	e slot 16 con	0 0	Change. Set Both RSA1 an ed.	
RSLIP		SR1.4			ore Slip. Set a frame of da	when the elas ta.	stic store has
RUA1		SR1.3		framed All 1 RPOSI and RI		in unframed a	all 1s code is
RRA		SR1.2	<b>Receive Re</b> RPOSI and I		Set when a re	emote alarm i	s received a
RCL		SR1.1	consecutive test mode e	Os have been xists to allow	detected at R v the DS2154	(or 2048 if 0 TIP and RRI 4 to detect ca on at RTIP and	NG. (Note: a arrier loss at
RLOS		SR1.0	Receive Los to the receiv	•	et when the c	levice is not s	synchronized

## Table 5-1. Alarm Criteria

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU SPEC.
<b>RSA1</b> (receive signaling all 1s)	Over 16 consecutive frames (one full MF) time slot 16 contains less than three 0s	Over 16 consecutive frames (one full MF) time slot 16 contains three or more 0s	G.732 4.2
<b>RSA0</b> (receive signaling all 0s)	Over 16 consecutive frames (one full MF) timeslot 16 contains all 0s	Over 16 consecutive frames (one full MF) time slot 16 contains at least a single 1	G.732 5.2
<b>RDMA</b> (receive distant multiframe alarm)	Bit 6 in time slot 16 of frame 0 set to 1 for two consecutive MF	Bit 6 in time slot 16 of frame 0 set to 0 for a two consecutive MF	0.162 2.1.5
RUA1 (receive unframed all 1s)	Less than three 0s in two frames (512 bits)	More than two 0s in two frames (512 bits)	O.162 1.6.1.2
<b>RRA</b> (receive remote alarm)	Bit 3 of non-align frame set to 1 for three consecutive occasions	Bit 3 of non-align frame set to 0 for three consecutive occasions	O.162 2.1.4
RCL (receive carrier loss)	255 (or 2048) consecutive 0s received	In 255-bit times, at least 32 1s are received	G.775 / G.962

# SR2: STATUS REGISTER 2 (Address = 07 Hex)

(MSB)			·	,			(LSB)	
RMF	RAF	TMF	SEC	TAF	LOTC	RCMF	TSLIP	
SYMBOL POSITION		NAME AND DESCRIPTION						
RMF		SR2.7	signaling is	enabled or r	not) on receiv	2ms (regard ve multiframe a is available.	boundaries.	
RAF		SR2.6		to alert the	host that Si a	s at the beginn nd Sa bits are		
TMF SR2		SR2.5	<b>Transmit Multiframe</b> . Set every 2ms (regardless enabled) on transmit multiframe boundaries. Used host that signaling data needs to be updated.					
SEC SR2.4		<b>1-Second Timer</b> . Set on increments of 1 second based on RCLK. If $CCR2.7 = 1$ , then this bit will be set every 62.5 ms instead of once a second.						
TAF SR2.3		SR2.3	<b>Transmit Align Frame</b> . Set every 250µs at the beginning of align frames. Used to alert the host that the TAF and TNA registers need to be updated.					
LOTC		SR2.2	transitioned	for one cha		the TCLK or 3.9µs). Wi	1	
RCMF		SR2.1		will continu	e to be set e	on CRC4 very 2ms on		
TSLIP		SR2.0			<b>Slip.</b> Set w a frame of da	hen the elast ita.	ic store has	
MSB)							(LSB)	
--------	------	--------	--	---------	--------------	--------	-------	
RSA1	RDMA	RSA0	RSLIP	RUA1	RRA	RCL	RLOS	
SYMBOL	, PO	SITION	NAME ANI	DESCRIP	ΓΙΟΝ			
RSA1	Γ	MR1.7	Receive Sign 0 = interrupt 1 = interrupt		/Signaling C	hange.		
RDMA	Γ	MR1.6	Receive Dist 0 = interrupt 1 = interrupt		rm.			
RSA0	Γ	MR1.5	<b>Receive Sig</b> 0 = interrupt 1 = interrupt		/Signaling C	hange.		
RSLIP	Γ	MR1.4	<b>Receive Ela</b> 0 = interrupt 1 = interrupt		p Occurrenc	ce.		
RUA1	Ι	MR1.3	<b>Receive Unf</b> 0 = interrupt 1 = interrupt		S.			
RRA	Ι	MR1.2	Receive Ren 0 = interrupt 1 = interrupt	masked				
RCL	Ι	MR1.1	<b>Receive Can</b> 0 = interrupt 1 = interrupt	masked				
RLOS	Ι	MR1.0	<b>Receive Los</b> 0 = interrupt 1 = interrupt	masked				

#### IMR1: INTERRUPT MASK REGISTER 1 (Address = 16 Hex)

MSB)	DAE		and		LOTC		(LSB
RMF	RAF	TMF	SEC	TAF	LOTC	RCMF	TSLI
SYMBO	OL I	POSITION	NAME AN	D DESCRIP	TION		
RMF		IMR2.7	Receive CA 0 = interrup 1 = interrup		ie.		
RAF		IMR2.6	<b>Receive Ali</b> 0 = interrup 1 = interrup	t masked			
TMF		IMR2.5	<b>Transmit M</b> 0 = interrup 1 = interrup	t masked			
SEC		IMR2.4	<b>1-Second T</b> 0 = interrup 1 = interrup	t masked			
TAF		IMR2.3	<b>Transmit</b> $A$ 0 = interrup 1 = interrup				
LOTO	2	IMR2.2	Loss Of Tr 0 = interrup 1 = interrup		ζ.		
RCM	F	IMR2.1	<b>Receive CF</b> 0 = interrup 1 = interrup		me.		
TSLII	P	IMR2.0	<b>Transmit S</b> 0 = interrup 1 = interrup	t masked	tore Slip Occ	eurrence.	

#### IMR2: INTERRUPT MASK REGISTER 2 (Address = 17 Hex) (MSB)

#### 6 ERROR COUNT REGISTERS

There are a set of four counters in the DS2154 that record bipolar or code violations, errors in the CRC4 SMF codewords, E bits as reported by the far end, and word errors in the FAS. Each of these four counters is automatically updated on either 1-second boundaries (CCR2.7 = 0) or every 62.5ms (CCR2.7 = 1) as determined by the timer in Status Register 2 (SR2.4). Hence, these registers contain performance data from either the previous second or the previous 62.5ms. The user can use the interrupt from the timer to determine when to read these registers. The user has a full second (or 62.5ms) to read the counters before the data is lost.

#### 6.1 BPV or Code Violation Counter

Violation Count Register 1 (VCR1) is the most significant word and VCR2 is the least significant word of a 16-bit counter that records either Bipolar Violations (BPVs) or Code Violations (CVs). If CCR2.6 = 0, then the VCR counts bipolar violations. Bipolar violations are defined as consecutive marks of the same polarity. In this mode, if the HDB3 mode is set for the receive side via CCR1.2, then HDB3 codewords are not counted as BPVs. If CCR2.6 = 1, then the VCR counts code violations as defined in ITU 0.161. Code violations are defined as consecutive bipolar violations of the same polarity. In most applications, the DS2154 should be programmed to count BPVs when receiving AMI code and to count CVs when receiving HDB3 code. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on an E1 line would have to be greater than  $10^{**-2}$  before the VCR would saturate.

#### VCR1: UPPER BIPOLAR VIOLATION COUNT REGISTER 1 (Address = 00 Hex) VCR2: LOWER BIPOLAR VIOLATION COUNT REGISTER 2 (Address = 01 Hex)

_	(MSB)							(LSB)	
	V15	V14	V13	V12	V11	V10	V9	V8	VCR1
	V7	V6	V5	V4	V3	V2	V1	V0	VCR2

SYMBOL	POSITION	NAME AND DESCRIPTION
V15	VCR1.7	MSB of the 16-bit bipolar or code violation count .
V0	VCR2.0	LSB of the 16-bit bipolar or code violation count.

#### 6.2 CRC4 Error Counter

CRC4 Count Register 1 (CRCCR1) is the most significant word and CRCCR2 is the least significant word of a 10-bit counter that records word errors in the Cyclic Redundancy Check 4 (CRC4). Since the maximum CRC4 count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

#### CRCCR1: CRC4 COUNT REGISTER 1 (Address = 02 Hex) CRCCR2: CRC4 COUNT REGISTER 2 (Address = 03 Hex)

	(MSB)							(LSB)	
	(Note 1)	(Note 1)	(Note 1)	(Note 1)	(Note 1)	(Note 1)	CRC9	CRC8	CRCCR1
	CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0	CRCCR2
	SYMB CRC	-	POSITION CRCCR1.1			CSCRIPTIC it CRC4 er			
CRC0		0	CRCCR2.0	LSB	of the 10-bi	it CRC4 err	or count.		

Note 1: The upper 6 bits of CRCCR1 at address 02 are the most significant bits of the 12-bit FAS error counter.

#### 6.3 E-Bit Counter

E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 10-bit counter that records Far End Block Errors (FEBE) as reported in the first bit of frames 13 and 15 on E1 lines running with CRC4 multiframe. These count registers will increment once each time the received E-bit is set to 0. Since the maximum E-bit count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

#### EBCR1: E-BIT COUNT REGISTER 1 (Address = 04 Hex) EBCR2: E-BIT COUNT REGISTER 2 (Address = 05 Hex)

(MSB)							(LSB)	_
(Note 1)	EB9	EB8	EBCR1					
EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	EBCR2
SYMB	OL I	POSITION	NAME	AND DES	CRIPTION	I		

EB9 EBCR1.1	MSB of the 10-bit E-Bit count.
-------------	--------------------------------

#### EB0 EBCR2.0 LSB of the 10-bit E-Bit count.

*Note 1: The upper 6 bits of EBCR1 at address 04 are the least significant bits of the 12-bit FAS error counter.* 

#### 6.4 FAS Error Counter

FAS Count Register 1 (FASCR1) is the most significant word and FASCR2 is the least significant word of a 12-bit counter that records word errors in the Frame Alignment Signal in time slot 0. This counter is disabled during loss of synchronization conditions, (RLOS = 1). Since the maximum FAS word error count in a 1-second period is 4000, this counter cannot saturate.

#### FASCR1: FAS BIT COUNT REGISTER 1 (Address = 02 Hex) FASCR2: FAS BIT COUNT REGISTER 2 (Address = 04 Hex)

_	(MSB)							(LSB)	_
	FAS11	FAS10	FAS9	FAS8	FAS7	FAS6	(Note 1)	(Note 1)	FASCR1
Î	FAS5	FAS4	FAS3	FAS2	FAS1	FAS0	(Note 2)	(Note 2)	FASCR2
-	SYMBOL POSITION FAS11 FASCR1.7			AND DES					
	FAS	_	FASCR2.2		the 12-bit				

*Note 1: The lower 2 bits of FASCR1 at address 02 are the most significant bits of the 10-bit CRC4 error counter. Note 2: The lower 2 bits of FASCR2 at address 04 are the most significant bits of the 10-bit E-bit counter.* 

#### 7 DS0 MONITORING FUNCTION

The DS2154 can monitor one DS0 64kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction, the user determines which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR4 register. In the receive direction, the RCM0 to RCM4 bits in the CCR5 register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M) register.

The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate E1 channel. For example, if DS0 channel 6 (time slot 5) in the transmit direction and DS0 channel 15 (time slot 14) in the receive direction needed to be monitored, then the following values would be programmed into CCR4 and CCR5:

TCM4 = 0	RCM4 = 0
TCM3 = 0	RCM3 = 1
TCM2 = 1	RCM2 = 1
TCM1 = 0	RCM1 = 1
TCM0 = 1	RCM0 = 0

#### CCR4: DS0 MONITORING FUNCTION (Address = A8 Hex)

(Repeated here from Section <u>4</u> for convenience.)

(MSB)		_	,				(LSB)		
RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0		
SYMBO	L Po	OSITION	NAME ANI	) DESCRIPT	ΓΙΟΝ				
RLB		CCR4.7	Remote Loo	pback. See S	Section 4 for a	details.			
LLB		CCR4.6	Local Loopl	oack. See Sec	ction $\underline{4}$ for det	tails.			
LIAIS		CCR4.5	Line Interface AIS Generation Enable. See Section $\underline{4}$ for details.						
TCM4		CCR4.4	<b>Transmit Channel Monitor Bit 4.</b> MSB of a channel decode that determines which transmit channel data will appear in the TDS0M register.						
TCM3		CCR4.3	Transmit C	hannel Moni	tor Bit 3.				
TCM2		CCR4.2	Transmit Channel Monitor Bit 2.						
TCM1		CCR4.1	Transmit C	hannel Moni	tor Bit 1.				
TCM0		CCR4.0		nes which tra		SB of the cha hannel data w			

### CCR5: COMMON CONTROL REGISTER 5 (Address = AA Hex) (Repeated here from Section <u>4</u> for convenience.)

(MSB)							(LSB)	
LIRST			RCM4	RCM3	RCM2	RCM1	RCM0	
SYMBOL	POS	ITION	NAME ANI	DESCRIPT	ΓΙΟΝ			
LIRST	CC	R5.7	Line Interfa	ce Reset. See	e Section <u>4</u> fo	r details.		
		R5.6, 2R5.5	Not Assigned. Should be set to 0 when written.					
RCM4	CC	°R5.4	<b>Receive Channel Monitor Bit 4.</b> MSB of a channel decode that determines which receive channel data will appear in the RDS0M register.					
RCM3	CC	2R5.3	Receive Cha	nnel Monito	or Bit 3.			
RCM2	CC	CR5.2	Receive Cha	nnel Monito	or Bit 2.			
RCM1	CC	2R5.1	Receive Cha	nnel Monito	or Bit 1.			
RCM0 CCR5.0			<b>Receive Channel Monitor Bit 0.</b> LSB of the channel decode that determines which receive DS0 channel data will appear in the RDS0M register.					

TDSOM: T (MSB)	RANSMI	T DS0 MC	ONITOR RE	GISTER (	Address =	= A9 Hex)	(LSB)		
B1	B2	B3	B4	B5	B6	B7	B8		
SYMBO	DL PC	POSITION NAME AND DESCRIPT		TION					
B1	Т	DS0M.7	<b>Transmit D</b> bit to be tran		Bit 8. MSB	of the DS0 c	channel (first		
B2	Т	DS0M.6	Transmit D	S0 Channel	Bit 7.				
B3	Т	DS0M.5	Transmit DS0 Channel Bit 6.						
B4	Т	DS0M.4	Transmit D	S0 Channel	Bit 5.				
В5	Т	DS0M.3	Transmit D	S0 Channel	Bit 4.				
B6	B6 TDS0M.2		Transmit D	S0 Channel	Bit 3.				
B7	Т	DS0M.1	Transmit D	S0 Channel	Bit 2.				
B8	Т	DS0M.0	<b>Transmit DS0 Channel Bit 1.</b> LSB of the DS0 channel (last to be transmitted).						

MSB)		•					(LSB)	
B1	B2	B3	B4	B5	B6	B7	B8	
SYMBOL	РО	SITION	NAME AN	D DESCRIP	TION			
B1	RI	DS0M.7	Receive DS to be receive		it 1. MSB of	the DS0 char	nnel (first b	
B2	RI	DS0M.6	Receive DS	0 Channel B	it 2.			
В3	RI	DS0M.5	Receive DS0 Channel Bit 3.					
B4	RI	DS0M.4	Receive DS	0 Channel B	it 4.			
B5	RI	DS0M.3	Receive DS	0 Channel B	it 5.			
B6	RI	DS0M.2	Receive DS	0 Channel B	it 6.			
B7	RI	DS0M.1	Receive DS	0 Channel B	it 7.			
B8	RI	DS0M.0	Receive DS be received)		<b>it 8.</b> LSB of th	ne DS0 chann	el (last bit 1	

#### RDS0M: RECEIVE DS0 MONITOR REGISTER (Address = 1F Hex)

#### 8 SIGNALING OPERATION

The DS2154 contains provisions for both processor-based (i.e., software based) signaling bit access and for hardware-based access. Both the processor-based access and the hardware-based access can be used simultaneously if necessary. The processor-based signaling is covered in Section <u>8.1</u> and the hardware based signaling is covered in Section <u>8.2</u>.

#### 8.1 Processor-Based Signaling

The Channel Associated Signaling (CAS) bits embedded in the E1 stream can be extracted from the receive stream and inserted into the transmit stream by the DS2154. Each of the 30 voice channels has four signaling bits (A to D) associated with it. The numbers in parentheses () are the voice channels associated with a particular signaling bit. The voice channel numbers have been assigned as described in the ITU documents. Note that this is different than the channel numbering scheme (1 to 32) that is used in the rest of the data sheet. For example, voice channel 1 is associated with time slot 1 (Channel 2) and voice Channel 30 is associated with time slot 31 (Channel 32). There is a set of 16 registers for the receive side (RS1 to RS16) and 16 registers on the transmit side (TS1 to TS16). The signaling registers are detailed below.

(MSB)					(LSB)				
0	0	0	0	X	Y	Х	X	RS1 (30)	
A(1)	B(1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	RS2 (31)	
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	RS3 (32)	
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	RS4 (33)	
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	RS5 (34)	
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	RS6 (35)	
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	RS7 (36)	
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	RS8 (37)	
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	RS9 (38)	
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	RS10 (39)	
A(10)	B(10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	RS11 (3A)	
A(11)	B(11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	RS12 (3B)	
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	RS13 (3C)	
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	RS14 (3D)	
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	RS15 (3E)	
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	RS16 (3F)	

RS1 TO RS16: RECEIVE SIGNALING REGISTERS (Address = 30 to 3F Hex)

SYMBOL	POSITION	NAME AND DESCRIPTION
Х	RS1.0/1/3	Spare Bits.
Y	RS1.2	Remote Alarm Bit (integrated and reported in SR1.6).
A(1)	RS2.7	Signaling Bit A for Channel 1.
D(30)	RS16.0	Signaling Bit D for Channel 30.

Each Receive Signaling Register (RS1 to RS16) reports the incoming signaling from two time slots. The bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can use the Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the signaling bits. The user has a full 2ms to retrieve the signaling bits before the data is lost. The RS registers are updated under all conditions. Their validity should be qualified by checking for synchronization at the CAS level. In CCS signaling mode, RS1 to RS16 can also be used to extract signaling information. Via the SR2.7 bit, the user will be informed when the signaling registers have been loaded with data. The user has 2ms to retrieve the data before it is lost. The signaling data reported in RS1 to RS16 is also available at the RSIG and RSER pins.

A change in the signaling bits from one multiframe to the next causes the RSA1 (SR1.7) and RSA0 (SR1.5) status bits to be set at the same time. The user can enable the  $\overline{INT}$  pin to toggle low upon detection of a change in signaling by setting either the IMR1.7 or IMR1.5 bit. Once a signaling change has been detected, the user has at least 1.75ms to read the data out of the RS1 to RS16 registers before the data will be lost.

TS1 TO TS16: TRANSMIT SIGNALING REGISTERS (Address = 40 to 4F Hex)

(MSB)					(LSB)				
0	0	0	0	Χ	Y	X	X	TS1 (40)	
A(1)	B(1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	TS2 (41)	
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	TS3 (42)	
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	TS4 (43)	
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	TS5 (44)	
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	TS6 (45)	
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	TS7 (46)	
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	TS8 (47)	
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	TS9 (48)	
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	TS10 (49)	
A(10)	B(10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	TS11 (4A)	
A(11)	B(11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	TS12 (4B)	
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	TS13 (4C)	
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	TS14 (4D)	
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	TS15 (4E)	
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	TS16 (4F)	

SYMBOL	POSITION	NAME AND DESCRIPTION
Х	TS1.0/1/3	Spare Bits.
Y	TS1.2	Remote Alarm Bit.
A(1)	TS2.7	Signaling Bit A for Channel 1.
D(30)	TS16.0	Signaling Bit D for Channel 30.

Each Transmit Signaling Register (TS1 to TS16) contains the CAS bits for two timeslots that will be inserted into the outgoing stream if enabled to do so via TCR1.5. On multiframe boundaries, the DS2154 will load the values present in the Transmit Signaling Register into an outgoing signaling shift register that is internal to the device. The user can use the Transmit Multiframe bit in Status Register 2 (SR2.5) to know when to update the signaling bits. The bit will be set every 2ms and the user has 2ms to update the TSRs before the old data will be retransmitted. ITU specifications recommend that the ABCD signaling not be set to all 0s because they will emulate a CAS multiframe alignment word.

The TS1 register is special because it contains the CAS multiframe alignment word in its upper nibble. The upper nibble must always be set to 0000 or else the terminal at the far end will lose multiframe synchronization. If the user wishes to transmit a multiframe alarm to the far end, then the TS1.2 bit should be set to a 1. If no alarm is to be transmitted, then the TS1.2 bit should be cleared. The three remaining bits in TS1 are the spare bits. If they are not used, they should be set to 1. In CCS signaling mode, TS1 to TS16 can also be used to insert signaling information. Via the SR2.5 bit, the user will be informed when the signaling registers need to be loaded with data. The user has 2ms to load the data before the old data will be retransmitted.

Via the CCR3.6 bit, the user has the option to use the Transmit Channel Blocking Registers (TCBRs) to determine, on a channel-by-channel basis, which signaling bits are to be inserted via the TSRs (the corresponding bit in the TCBRs = 1) and which are to be sourced from the TSER or TSIG pin (the corresponding bit in the TCBRs = 0). See the *Transmit Data Flow* diagram (Figure 14-11) for more details.

#### 8.2 Hardware-Based Signaling

#### 8.2.1 Receive Side

In the receive side of the hardware based signaling, there are two operating modes for the signaling buffer: signaling extraction and signaling reinsertion. Signaling extraction involves pulling the signaling bits from the receive data stream and buffering them over a 2-multiframe buffer and outputting them in a serial PCM fashion on a channel-by-channel basis at the RSIG output pin. This mode is always enabled. In this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) must be 2.048MHz. The ABCD signaling bits are output on RSIG in the lower nibble of each channel. See the timing diagrams in Section <u>14</u> for an example. The RSIG data is updated once a multiframe (2ms) unless a freeze is in effect.

The other hardware based signaling operating mode called signaling re-insertion can be invoked by setting the RSRE control bit high (CCR3.3 = 1). In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be re-aligned in the PCM data stream provided at the RSER output pin according to this applied multiframe boundary. In this mode, the elastic store must be enabled and the backplane clock (RSYSCLK) must be 2.048MHz.

The signaling data in the two-multiframe buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. To allow this freeze action to occur, the RFE control bit (CCR2.0) should be set high. The user can force a freeze by setting the RFF control bit (CCR2.1) high. Setting the RFF bit high causes the same freezing action as if a loss of synchronization, carrier loss, or slip has occurred. The RSIGF output pin provides a hardware indication that a freeze is in effect. The RSIGF pin will go high immediately upon detection of any of the events that can cause a freeze to occur. The RSIGF pin will return low 3ms to 5ms after the event subsides. The RSIGF pin action cannot be disabled.

The two-multiframe buffer provides an approximate one-multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin if RSRE = 1 via CCR3.3). When freezing is enabled (RFE = 1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for an additional 3ms to 5ms before being allowed to be updated with new signaling data.

#### 8.2.2 Transmit Side

Via the THSE control bit (CCR3.2), the DS2154 can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The hardware signaling insertion capabilities of the DS2154 are available whether the transmit side elastic store is enabled or disabled. If the transmit side elastic store is enabled, the backplane clock (TSYSCLK) must be 2.048MHz.

When hardware signaling insertion is enabled on the DS2154 (TSRE = 1), then the user must enable the Transmit Channel Blocking Register Function Select (TCBFS) control bit (CCR3.6 = 1). This is needed so that the CAS multiframe alignment word, multiframe remote alarm, and spare bits can be added to timeslot 16 in frame 0 of the multiframe. The TS1 register should be programmed with the proper information. If CCR3.6 = 1, then a 0 in the TCBRs implies that signaling data is to be sourced from TSER (or TSIG if CCR3.2 = 1) and a 1 implies that signaling data for that channel is to be sourced from the Transmit Signaling (TS) registers. See the following definition.

TCBR I/TCBR2/TCBR3/TCBR4: DEFINITION WHEN CCR3.0 = T										
(MSB)							(LSB)			
CH20	CH4	CH19	CH3	CH18	CH2	CH17*	CH1*	TCBR1(22)		
CH24	CH8	CH23	CH7	CH22	CH6	CH21	CH5	TCBR2(23)		
CH28	CH12	CH27	CH11	CH26	CH10	CH25	CH9	TCBR3(24)		
CH32	CH16	CH31	CH15	CH30	CH14	CH29	CH13	TCBR4(25)		

#### TCBR1/TCBR2/TCBR3/TCBR4: DEFINITION WHEN CCR3.6 = 1

\*CH1 and CH17 should be set to 1 to allow the internal TS1 register to create the CAS Multiframe Alignment Word and Spare/Remote Alarm bits.

The user can also take advantage of this functionality to intermix signaling data from the TSIG pin and from the internal Transmit Signaling Registers (TS1 to TS16). As an example, assume that the user wishes to source all the signaling data except for voice channels 5 and 10 from the TSIG pin. In this application, the following bits and registers would be programmed as follows:

CONTROL BITS	REGISTER VALUES			
TSRE = 1 (CCR3.2)	TS1 = 0Bh (MF alignment word, remote alarm etc.)			
TCBFS = 1 (CCR3.6)	TCBR1 = 03h (source time slot 16, frame 1 data)			
	TCBR2 = 01h (source voice Channel 5 signaling data from TS6)			
T16S = 1 (TCR1.5)	TCBR3 = 04h (source voice Channel 10 signaling data from TS11)			
	TCBR4 = 00h			

#### 9 PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK

The DS2154 can replace data on a channel-by-channel basis in both the transmit and receive directions. The transmit direction is from the backplane to the E1 line and is covered in Section <u>9.1</u>. The receive direction is from the E1 line to the backplane and is covered in Section <u>9.2</u>.

#### 9.1 Transmit Side Code Generation

In the transmit direction there are two methods by which channel data from the backplane can be overwritten with data generated by the DS2154. The first method, which is covered in Section 9.1.1, was a feature contained in the original DS2153 while the second method, which is covered in Section 9.1.2, is a new feature of the DS2154.

#### 9.1.1 Simple Idle Code Insertion and Per-Channel Loopback

The first method involves using the Transmit Idle Registers (TIR1/2/3/4) to determine which of the 32 E1 channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR). This method allows the same 8-bit code to be placed into any of the 32 E1 channels. If this method is used, then the CCR3.5 control bit must be set to 0.

The Transmit Idle Registers (TIRs) have an alternate function that allows them to define a Per-Channel Loopback (PCLB). If the CCR3.5 control bit is set to 1, then the TIRs will determine which channels (if any) from the backplane should be replaced with the data from the receive side or, in other words, off of the E1 line. See Figure 1-1. If this mode is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC. There are no restrictions on which channels can be looped back or on how many channels can be looped back.

#### TIR1/TIR2/TIR3/TIR4: TRANSMIT IDLE REGISTERS (Address = 26 to 29 Hex)

(Also used for Per-Channel Loopback.)

_	(MSB)							(LSB)	_
	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TIR1 (26)
ſ	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TIR2 (27)
ſ	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TIR3 (28
ſ	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TIR4 (29)
SYMBOL     POSITION     NAME AND DESCRIPTION       CH32     TIR4.7     Transmit Idle Registers.								_	

0 = do not insert the Idle Code in the TIDR into this channel

CH1	TIR1.0	1 = insert the Idle Code in the TIDR into this channel
-----	--------	--

**Note:** If CCR3.5 = 1, then a 0 in the TIRs implies that channel data is to be sourced from TSER and a 1 implies that channel data is to be sourced from the output of the receive side framer (i.e., Per-Channel Loopback; see <u>Figure 1-1</u>).

TIDR: TR	TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address = 2A Hex)									
(MSB)							(LSB)			
TIDR7	TIDR6	TIDR5	TIDR4	TIDR3	TIDR2	TIDR1	TIDR0			
<b>SYMBO</b> TIDR7			AME AND E ISB of the Idl			nitted first).				
TIDR0TIDR.0LSB of the Idle Code (this bit is transmitted last).										

#### 9.1.2 Per-Channel Code Insertion

The second method involves using the Transmit Channel Control Registers (TCC1/2/3/4) to determine which of the 32 E1 channels should be overwritten with the code placed in the Transmit Channel Registers (TC1 to TC32). This method is more flexible than the first in that it allows a different 8-bit code to be placed into each of the 32 E1 channels.

#### TC1 TO TC32: TRANSMIT CHANNEL REGISTERS (Address = 60 to 7F Hex)

(For brevity, only channel 1 is shown; see <u>Table 2-1</u> for other register address.)

(MSB)				_	-	,	(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	TC1 (60)
SYMBO	DL PC	DSITION	NAME A	ND DESCH	RIPTION			_
C7		TC1.7	MSB of the Code (this bit is transmitted first).					
C0		TC1.0	LSB of th	e Code (thi	s bit is tran	smitted las	t).	

#### TCC1/TCC2/TCC3/TCC4: TRANSMIT CHANNEL CONTROL REGISTER (Address = A0 to A3 Hex)

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCC1 (A0)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCC2 (A1)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCC3 (A2)
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TCC4 (A3)
SYMBO	SYMBOL POSITION NAME AND DESCRIPTION							
CH1	]	FCC1.0	<b>Transmit Channel 1 Code Insertion Control Bit</b> 0 = do not insert data from the TC1 register into the transmit data stream 1 = insert data from the TC1 register into the transmit data stream					
CH32	. ]	FCC4.7	<b>Transmit Channel 32 Code Insertion Control Bit</b> 0 = do not insert data from the TC32 register into the transmit data stream 1 = insert data from the TC32 register into the transmit data stream					

#### 9.2 Receive Side Code Generation

On the receive side, the Receive Channel Control Registers (RCC1/2/3/4) are used to determine which of the 32 E1 channels off the E1 line and going to the backplane should be overwritten with the code placed in the Receive Channel Registers (RC1 to RC32).

#### RC1 TO RC32: RECEIVE CHANNEL REGISTERS (Address = 80 to 9F)

(For brevity, only channel 1 is shown; see <u>Table 2-1</u> for other register address.)

(MSB)	-				-		(LSB)	_
C7	C6	C5	C4	C3	C2	C1	C0	RC1 (80)
SYMB	OL	POSITION	NAM	E AND DE	SCRIPTIO	N		
C7		RC1.7	MSB	of the Code	(this bit is	sent first	to the back	plane)
C0		RC1.0	LSB o	of the Code	(this bit is	sent last to	the backp	lane)

## RCC1/RCC2/RCC3/RCC4: RECEIVE CHANNEL CONTROL REGISTER (Address = A4 to A7 Hex)

(MSB)		-					(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCC1 (A4)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCC2 (A5)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCC3 (A6)
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	RCC4 (A7)
SYMBOL POSITION			NAM	E AND DE	SCRIPTIO	N		
CH1RCC1.0Receive Channel 1 Code Insertion Control Bit 0 = do not insert data from the RC1 register into the receive data stream 1 = insert data from the RC1 register into the receive data stread								
CH32	2	RCC4.7	0 = do data st	sert data from	ata from the	e RC32 reg	ister into th	

#### **10 CLOCK BLOCKING REGISTERS**

The Receive Channel Blocking Registers (RCBR1/RCBR2/RCBR3/RCBR4) and the Transmit Channel Blocking Registers (TCBR1/TCBR2/TCBR3/TCBR4) control the RCHBLK and TCHBLK pins, respectively. The RCHBLK and TCHCLK pins are user-programmable outputs that can be forced either high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in ISDN-PRI applications. When the appropriate bits are set to 1, the RCHBLK and TCHCLK pins will be held high during the entire corresponding channel time. See the timing diagrams in Section 14 for an example. The TCBRs have alternate mode of use. Via the CCR3.6 bit, the user has the option to use the TCBRs to determine, on a channel-by-channel basis, which signaling bits are to be inserted via the TSRs (the corresponding bit in the TCBRs = 1) and which are to be sourced from the TSER or TSIG pins (the corresponding bit in the TCBR = 0). See Section <u>8</u> for more details about this mode of operation.

#### RCBR1/RCBR2/RCBR3/RCBR4: RECEIVE CHANNEL BLOCKING REGISTERS (Address = 2B to 2E Hex)

(MSB)	·						(LSB)		
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCBR1 (2B)	
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCBR2 (2C)	
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCBR3 (2D)	
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	RCBR4 (2E)	
SYMBOL		POSITION		IE AND DI					
CH32 RCBR4.7				<b>Receive Channel Blocking Registers.</b> 0 = force the RCHBLK pin to remain low during this channel time					
CH1		RCBR1.0	$1 = \mathbf{f}\mathbf{c}$	orce the RC	HBLK pin l	nigh during	this chann	el time	

#### TCBR1/TCBR2/TCBR3/TCBR4: TRANSMIT CHANNEL BLOCKING REGISTERS (Address = 22 to 25 Hex)

(MSB)							(LSB	)
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCBR1 (22)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCBR1 (23)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCBR1 (24)
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TCBR4 (25)
								-

CH32	TCBR4.7	<b>Transmit Channel Blocking Registers.</b> 0 = force the TCHBLK pin to remain low during this channel time
CH1	TCBR1.0	1 = force the TCHBLK pin high during this channel time

Note: If CCR3.6 = 1, then a 0 in the TCBRs implies that signaling data is to be sourced from TSER (or TSIG if CCR3.2 = 1) and a 1 implies that signaling data for that channel is to be sourced from the Transmit Signaling (TS) registers. See the following definition.

(MSB)							(LSB)	_
CH20	CH4	CH19	CH3	CH18	CH2	CH17*	CH1*	TCBR1 (22)
CH24	CH8	CH23	CH7	CH22	CH6	CH21	CH5	TCBR2 (23)
CH28	CH12	CH27	CH11	CH26	CH10	CH25	CH9	TCBR3 (24)
CH32	CH16	CH31	CH15	CH30	CH14	CH29	CH13	TCBR4 (25)

#### TCBR1/TCBR2/TCBR3/TCBR4: DEFINITION WHEN CCR3.6 = 1

\*CH1 and CH17 should be set to 1 to allow the internal TS1 register to create the CAS Multiframe Alignment Word and Spare/Remote Alarm bits.

#### 11 ELASTIC STORES OPERATION

The DS2154 contains dual two-frame (512 bits) elastic stores: one for the receive direction and one for the transmit direction. These elastic stores have two main purposes. First, they can be used to rate convert the E1 data stream to 1.544Mbps (or a multiple of 1.544Mbps), which is the T1 rate. Secondly, they can be used to absorb the differences in frequency and phase between the T1 data stream and an asynchronous (i.e., not frequency locked) backplane clock (which can be 1.544MHz or 2.048MHz). The backplane clock can burst at rates up to 8.192MHz. Both elastic stores contain full controlled slip capability, which is necessary for this second purpose. The elastic stores can be forced to a known depth via the Elastic Store Reset bit (CCR3.4). Toggling the CCR3.4 bit forces the read and write pointers into opposite frames. Both elastic stores within the DS2154 are fully independent and no restrictions apply to the sourcing of the various clocks that are applied to them. The transmit side elastic store can be enabled whether the receive elastic store is enabled or disabled and vice versa. Also, each elastic store can interface to either a 1.544MHz or 2.048MHz backplane without regard to the backplane rate the other elastic store is interfacing.

#### 11.1 Receive Side

If the receive side elastic store is enabled (RCR2.1 = 1), then the user must provide either a 1.544MHz (RCR2.2 = 0) or 2.048MHz (RCR2.2 = 1) clock at the RSYSCLK pin. The user has the option of either providing a frame/multiframe sync at the RSYNC pin (RCR1.5 = 1) or having the RSYNC pin provide a pulse on frame/multiframe boundaries (RCR1.5 = 0). If the user wishes to obtain pulses at the frame boundary, then RCR1.6 must be set to 0; if the user wishes to have pulses occur at the multiframe boundary, then RCR1.6 must be set to 1. The DS2154 will always indicate frame boundaries via the RFSYNC output whether the elastic store is enabled or not. If the elastic store is enabled, then either CAS (RCR1.7 = 0) or CRC4 (RCR1.7 = 1) multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 1.544MHz clock to the RSYSCLK pin, then every fourth channel of the received E1 data will be deleted and an F-bit position (which will be forced to 1) will be inserted. Hence Channels 1, 5, 9, 13, 17, 21, 25, and 29 (time slots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the received E1 data stream. Also, in 1.544MHz applications, the RCHBLK output will not be active in Channels 25 through 32 (or in other words, RCBR4 is not active). See Section 14 for timing details. If the 512-bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data (256 bits) will be repeated at RSER and the SR1.4 and RIR.3 bits will be set to a 1. If the buffer fills, then a full frame of data will be deleted and the SR1.4 and RIR.4 bits will be set to a 1.

#### 11.2 Transmit Side

The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic store is enabled via CCR3.7. A 1.544MHz (CCR3.1 = 0) or 2.048MHz (CCR3.1 = 1) clock can be applied to the TSYSCLK input. The TSYSCLK can be a bursty clock with rates up to 8.192MHz. If the user selects to apply a 1.544MHz clock to the TSYSCLK pin, then the data sampled at TSER will be stuffed with eight empty channels. The user must supply an 8kHz frame sync pulse to the TSSYNC input. See Section <u>14</u> for timing details. Controlled slips in the transmit elastic store are reported in the SR2.0 bit and the direction of the slip is reported in the RIR.6 and RIR.7 bits.

#### 12 ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION

The DS2154 provides for access to both the Sa and the Si bits via three different methods. The first is via a hardware scheme using the RLINK/RLCLK and TLINK/ TLCLK pins. The first method is discussed in Section <u>12.1</u>. The second involves using the internal RAF/RNAF and TAF/TNAF registers and is discussed in Section <u>12.2</u>. The third method, which is covered in Section <u>12.3</u>, involves an expanded version of the second method and is one of the features added to the DS2154 from the original DS2153 definition.

#### **12.1 Hardware Scheme**

On the receive side, all the received data is reported at the RLINK pin. Via RCR2, the user can control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will identify the Si bits. See Section <u>14</u> for detailed timing.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see Section 12.2 for details) or from the external TLINK pin. Via TCR2, the DS2154 can be programmed to source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits through the DS2154 without them being altered, then the device should be set up to source all five Sa bits via the TLINK pin and the TLINK pin should be tied to the TSER pin. Si bits can be inserted through the TSER pin via the clearing of the TCR1.3 bit. See the timing diagrams and the transmit data flow diagram in Section 14 for examples.

#### 12.2 Internal Register Scheme Based on Double-Frame

On the receive side, the RAF and RNAF registers will always report the data as it received in the Additional and International bit locations. The RAF and RNAF registers are updated with the setting of the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the RAF and RNAF registers. It has 250µs to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the TAF and TNAF registers. It has 250µs to update the data or else the old data will be retransmitted. Data in the Si bit position will be overwritten if either the DS2154 is programmed: (1) to source the Si bits from the TSER pin, (2) in the CRC4 mode, or (3) have automatic E-bit insertion enabled. Data in the Sa bit position will be overwritten if any of the TCR2.3 to TCR2.7 bits are set to 1 (see Section <u>12.1</u> for details). See the register descriptions for TCR1 and TCR2 and the *Transmit Data Flow* diagram (Figure 14-11) for more details.

MSB)							···•//	(LSB)
Si	0	0		1	1	0	1	1
SYMBOL	POS	SITION	NA	ME ANI	DESCRIP	ΓΙΟΝ		
Si	R	RAF.7	Inte	ernationa	al Bit.			
0	R	RAF.6	Fra	me Aligr	ıment Signa	l Bit.		
0	R	AF.5	Fra	me Aligr	ıment Signa	l Bit.		
1	R	AF.4	AF.4 Frame Alignment Signal Bit.					
1	R	AF.3	Fra	me Aligr	ıment Signa	l Bit.		
0	R	RAF.2	Fra	me Aligr	ıment Signa	l Bit.		
1	R	AF.1	Fra	me Aligr	ıment Signa	l Bit.		
1	R	RAF.0	Fra	me Aligr	ıment Signa	l Bit.		

#### **RAF: RECEIVE ALIGN FRAME REGISTER (Address = 2F Hex)**

### RNAF: RECEIVE NON-ALIGN FRAME REGISTER (Address = 1F Hex)

(MSB)							(LSB)
Si	1	Α	Sa4	Sa5	Sa6	Sa7	Sa8
SYMBO	L PO	SITION	NAME ANI	D DESCRIP	ΓΙΟΝ		
Si	R	NAF.7	Internation	al Bit.			
1	R	NAF.6	Frame Non-	Alignment S	Signal Bit.		
А	R	NAF.5	Remote Ala	rm.			
Sa4	R	NAF.4	Additional l	Bit 4.			
Sa5	R	NAF.3	Additional l	Bit 5.			
Sa6	R	NAF.2	Additional l	Bit 6.			
Sa7	R	NAF.1	Additional l	Bit 7.			
Sa8	R	NAF.0	Additional l	Bit 8.			

### TAF: TRANSMIT ALIGN FRAME REGISTER (Address = 20 Hex)

(MSB)							(LSB)
Si	0	0	1	1	0	1	1

(Note: Must be programmed with the 7-bit FAS word; the DS2154 does not automatically set these bits.)

CVMDOI	DOGITION	
SYMBOL	POSITION	NAME AND DESCRIPTION
Si	TAF.7	International Bit.
0	TAF.6	Frame Alignment Signal Bit.
0	TAF.5	Frame Alignment Signal Bit.
1	TAF.4	Frame Alignment Signal Bit.
1	TAF.3	Frame Alignment Signal Bit.
0	TAF.2	Frame Alignment Signal Bit.
1	TAF.1	Frame Alignment Signal Bit.
1	TAF.0	Frame Alignment Signal Bit.

#### TNAF: TRANSMIT NON-ALIGN FRAME REGISTER (Address = 21 Hex)

(MSB)							(LSB)
Si	1	A	Sa4	Sa5	Sa6	Sa7	Sa8
(Note: Bit 2 must	be programmed	to 1; the DS21;	54 does not automati	cally set this bit.)			
SYMBO	L PO	SITION	NAME AND	DESCRIP	ΓΙΟΝ		
Si	Т	NAF.7	Internationa	ıl Bit.			
1	Т	NAF.6	Frame Non-	Alignment S	bignal Bit.		
А	Т	NAF.5	Remote Ala	rm (used to t	transmit the	alarm).	
Sa4	Т	NAF.4	Additional <b>B</b>	Bit 4.			
Sa5	Т	NAF.3	Additional <b>E</b>	Bit 5.			
Sa6	Т	NAF.2	Additional <b>E</b>	Bit 6.			
Sa7	Т	NAF.1	Additional <b>B</b>	Bit 7.			
Sa8	Т	NAF.0	Additional <b>E</b>	Bit 8.			

#### 12.3 Internal Register Scheme Based on CRC4 Multiframe

On the receive side, there is a set of eight registers (RSiAF, RSiNAF, RRA, RSa4 to RSa8) that report the Si and Sa bits as they are received. These registers are updated with the setting of the Receive CRC4 Multiframe bit in Status Register 2 (SR2.1). The host can use the SR2.1 bit to know when to read these registers. The user has 2ms to retrieve the data before it is lost. The MSB of each register is the first received. See the register descriptions below and the *Transmit Data Flow* diagram (Figure 14-11) for more details.

On the transmit side, there is also a set of eight registers (TSiAF, TSiNAF, TRA, TSa4 to TSa8) that can be programmed to insert both Si and Sa data via the Transmit Sa Bit Control Register (TSaCR). Data is sampled from these registers with the setting of the Transmit Multiframe bit in Status Register 2 (SR2.5). The host can use the SR2.5 bit to know when to update these registers. It has 2ms to update the data or else the old data will be retransmitted. The MSB of each register is the first bit transmitted. See the register descriptions below and the *Transmit Data Flow* diagram (Figure 14-11) for more details.

REGISTER NAME	ADDRESS (HEX)	FUNCTION
RSiAF	58	The 8 Si bits in the align frame
RSiNAF	59	The 8 Si bits in the non-align frame
RRA	5A	The 8 reportings of the receive remote alarm (RA)
RSa4	5B	The 8 Sa4 reported in each CRC4 multiframe
RSa5	5C	The 8 Sa5 reported in each CRC4 multiframe
RSa6	5D	The 8 Sa6 reported in each CRC4 multiframe
RSa7	5E	The 8 Sa7 reported in each CRC4 multiframe
RSa8	5F	The eight Sa8 reported in each CRC4 multiframe
TSiAF	50	The 8 Si bits to be inserted into the align frame
TSiNAF	51	The 8 Si bits to be inserted into the non-align frame
TRA	52	The 8 settings of remote alarm (RA)
TSa4	53	The 8 Sa4 settings in each CRC4 multiframe
TSa5	54	The 8 Sa5 settings in each CRC4 multiframe
TSa6	55	The 8 Sa6 settings in each CRC4 multiframe
TSa7	56	The 8 Sa7 settings in each CRC4 multiframe
TSa8	57	The 8 Sa8 settings in each CRC4 multiframe

TSaCR: TF (MSB)	RANSMIT	Sa Bl	тсс	ONTRO	LR	EGISTE	R (Addres	s = 1C H	ex) (LSB)
SiAF	SiNAF	RA		Sa4		Sa5	Sa6	Sa7	Sa8
SYMBOL	POSI	TION	NAN	AE AND	DES	CRIPTIO	N		
SiAF	TSa	CR.7	0 = cstrea	lo not ins m	ert da	ata from the	rame Insertion e TSiAF regist F register into	ster into the	ransmit data
SiNAF	TSa	CR.6	0 = c data	lo not ins stream nsert data	ert da	ata from the	<b>ign Frame In</b> e TSiNAF reg AF register ir	gister into th	e transmit
RA	TSa	CR.5	0 = cstrea	lo not ins m	ert da		ontrol Bit. e TRA registe register into t		
Sa4	TSa	CR.4	0 = cstrea	lo not ins m	ert da	ata from the	C <b>ontrol Bit.</b> e TSa4 register register into t		
Sa5	TSa	CR.3	0 = cstrea	lo not ins m	ert da	ata from the	C <b>ontrol Bit.</b> e TSa5 register register into r		
Sa6	TSa	CR.2	0 = cstrea	lo not ins m	ert da	ata from the	Control Bit. e TSa6 registe register into t		
Sa7	TSa	CR.1	0 = cstrea	lo not ins m	ert da	ata from the	C <b>ontrol Bit.</b> e TSa7 registe register into t		
Sa8	TSa	CR.0	0 = cstrea	lo not ins m	ert da	ata from the	C <b>ontrol Bit.</b> e TSa8 registe register into r		

#### **13 LINE INTERFACE FUNCTION**

The line interface function in the DS2152 contains three sections: the receiver, which handles clock and data recovery; the transmitter, which waveshapes and drives the E1 line; and the jitter attenuator. Each of these three sections is controlled by the Line Interface Control Register (LICR), which is described below.

LICR: LINE INTERFACE CONTROL REGISTER (Address = 18 Hex) (LSB) (MSB) L2 L0 EGL JAS DJA TPD LICR L1**JABDS SYMBOL** POSITION NAME AND DESCRIPTION L2 LICR.7 Line Build-Out Select Bit 2. Sets the transmitter build out; see the Table 13-2. L1 LICR.6 Line Build-Out Select Bit 1. Sets the transmitter build out; see the Table 13-2. L0 LICR.5 Line Build-Out Select Bit 0. Sets the transmitter build out; see the Table 13-2. EGL LICR.4 **Receive Equalizer Gain Limit.** 0 = -12dB 1 = -43dB JAS LICR.3 **Jitter Attenuator Select.** 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side **JABDS** LICR.2 **Jitter Attenuator Buffer Depth Select** 0 = 128 bits 1 = 32 bits (use for delay sensitive applications) DJA LICR.1 **Disable Jitter Attenuator.** 0 = jitter attenuator enabled 1 = jitter attenuator disabled TPD LICR.0 **Transmit Power-Down.** 0 = normal transmitter operation1 = powers down the transmitter and tri-states the TTIP and **TRING** pins

#### 13.1 Receive Clock and Data Recovery

The DS2154 contains a digital clock recovery system. See <u>Figure 1-1</u> and <u>Figure 13-1</u> for more details. The DS2154 couples to the receive E1 shielded twisted pair or coax via a 1:1 transformer. See <u>Table 13-2</u> for transformer details. The 2.048MHz clock attached at the MCLK pin is internally multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler, which is used to recover the clock and data. This oversampling technique offers outstanding jitter tolerance (see <u>Figure 13-2</u>).

Normally, the clock that is output at the RCLKO pin is the recovered clock from the E1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING, a Receive Carrier Loss (LRCL) condition will occur and the RCLKO will be sourced from the clock applied at the MCLK pin. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLKO output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to being close to 50% duty cycle. See the Receive AC Timing Characteristics in Section <u>16</u> for more details.

#### 13.2 Transmit Waveshaping and Line Driving

The DS2154 uses a set of laser-trimmed delay lines along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 line. The waveforms created by the DS2154 meet the ITU G.703 specifications. See Figure 13-3. The user will select which waveform is to be generated by properly programming the L2/L1/L0 bits in the Line Interface Control Register (LICR). The DS2154 can set up in a number of various configurations depending on the application. See Table 13-1 and Figure 13-1.

LLL 210	APPLICATION	TRANSFORMER	RETURN LOSS (dB)	$R_T$ (Ω) (SEE <u>Figure 13-1</u> )
000	$75\Omega$ normal (See Note 1)	1:1.15 step-up	N.M.	0
001	120Ω normal	1:1.15 step-up	N.M.	0
010	75 $\Omega$ with protection resistors	1:1.15 step-up	N.M.	8.2
011	120 $\Omega$ with protection resistors	1:1.15 step-up	N.M.	8.2
100	$75\Omega$ with high return loss	1:1.15 step-up	21	27
110	$75\Omega$ with high return loss	1:1.36 step-up	21	18
100	120 $\Omega$ with high return loss	1:1.36 step-up	21	27

#### Table 13-1. Line Build-Out Select in LICR

*N.M.* = not meaningful

Note: This LBO is not recommended for use in the DS2154 A2 revision.

Due to the nature of the design of the transmitter in the DS2154, very little jitter (less than  $0.005UI_{P-P}$  broadband from 10Hz to 100kHz) is added to the jitter present on TCLKI. Also, the waveforms that they create are independent of the duty cycle of TCLK. The transmitter in the DS2154 couples to the E1 transmit shielded twisted pair or coax via a 1:1.15 or 1:1.36 step-up transformer as shown in Figure 13-1. For the devices to create the proper waveforms, this transformer used must meet the specifications listed

in <u>Table 13-2</u>. The line driver in the DS2154 contains a current limiter that prevents more than 50mA (RMS) from being sourced in a 1 $\Omega$  load.

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio	1:1 (receive) and 1:1.15 or 1:1.36 (transmit) ±5%
Primary Inductance	600μH minimum
Leakage Inductance	1.0μH maximum
Intertwining Capacitance	40pF maximum
DC Resistance	$1.2\Omega$ maximum

#### Table 13-2. Transformer Specifications

#### 13.3 Jitter Attenuator

The DS2154 contains an on-board jitter attenuator that can be set to a depth of either 32 or 128 bits via the JABDS bit in the Line Interface Control Register (LICR). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in Figure 13-4. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR. Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. In order for the jitter attenuator to operate properly, a 2.048MHz clock (±50ppm) must be applied at the MCLK pin or a crystal with similar characteristics must be applied across the MCLK and XTALD pins. If a crystal is applied across the MCLK and XTALD pins, then capacitors should be placed from each leg of the crystal to the local ground plane as shown in Figure 13-1. On-board circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLKI pin to create a smooth jitter-free clock that is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLKI pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120UI<sub>P-P</sub> (buffer depth is 128 bits) or 28UI<sub>P-P</sub> (buffer depth is 32 bits), then the DS2154 will divide the internal nominal 32.768MHz clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive Information Register (RIR.5).





Figure 13-2. Jitter Tolerance



Figure 13-3. Transmit Waveform Template



#### Figure 13-4. Jitter Attenuation



#### **14 TIMING DIAGRAMS**

#### Figure 14-1. Receive Side Timing



Figure 14-2. Receive Side Boundary Timing (with Elastic Store Disabled)





### Figure 14-3. Receive Side 1.544MHz Boundary Timing (with Elastic Store Enabled)

### Figure 14-4. Receive Side 2.048MHz Boundary Timing (with Elastic Store Enabled)

	CHANNEL 31	CHANNEL 32		
RSYNC <sup>1</sup> / RMSYNC				
RSYNC <sup>2</sup>				
RSIG	CHANNEL 31	CHANNEL 32	; <b>/ D</b>	CHANNEL 1
RCHCLK		······································		
RCHBLK <sup>3</sup>				

Figure 14-5. Transmit Side Timing



Figure 14-6. Transmit Side Boundary Timing



٦

## Figure 14-7. Transmit Side 1.544MHz Boundary Timing (with Elastic Store Enabled)

	CHANNEL 23 CHANNEL 24 CHANNEL 1 CHANNEL 2 CHAN
TSSYNC	
TCHCLK	
TCHBLK <sup>1</sup>	

# Figure 14-8. Transmit Side 2.048MHz Boundary Timing (with Elastic Store Enabled)

TSYSCLK
TSSYNCCHANNEL 31 CHANNEL 32 CHANNEL 1 TSIGA B C DA B C DA B C DA
TCHCLK
NOTE 1: TCHBLK IS PROGRAMMED TO BLOCK CHANNEL 31.
# Figure 14-9. G.802 Timing





Figure 14-10. Synchronization Flow Chart

Figure 14-11. Transmit Data Flow



## 15 DC CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	
Operating Temperature Range	
Commercial	$0^{\circ}C$ to $+70^{\circ}C$
Industrial	40°C to +85°C
Storage Temperature	55°C to +125°C
Soldering Temperature	See IPC/JEDEC STD-020 Specification

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

# Table 15-1. Recommended DC Operating Conditions

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS2154L, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for } DS2154LN.)$ 

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1	V <sub>IH</sub>	2.0		$V_{DD} + 0.3$	V	
Logic 0	V <sub>IL</sub>	-0.3		+0.8	V	
Supply	V <sub>DD</sub>	4.75		5.25	V	1

### Table 15-2. Capacitance

 $(T_{A} = +25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5		pF	
Output Capacitance	C <sub>OUT</sub>		7		pF	

### Table 15-3. DC Characteristics

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS2154L, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for } DS2154LN.)$ 

		, , , ,			/	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current at 5V	I <sub>DD</sub>		75		mA	2
Input Leakage	I <sub>IL</sub>	-1.0		+1.0	μA	3
Output Leakage	ILO			1.0	μA	4
Output Current (2.4V)	I <sub>OH</sub>	-1.0			mA	
Output Current (0.4V)	I <sub>OL</sub>	+4.0			mA	

#### NOTES:

- 1. Applies to RVDD, TVDD, and DVDD.
- 2. TCLK = RCLK = TSYSCLK = RSYSCLK = 2.048MHz; outputs open circuited.
- 3.  $0V < V_{IN} < V_{DD}$ .
- 4. Applied to INT when tri-stated.

## **16 AC CHARACTERISTICS**

# Table 16-1. AC Characteristics—Multiplexed Parallel Port (MUX = 1)

(V <sub>DD</sub> = 5V ±5%, T <sub>A</sub> = 0°C to +70°C for DS2154L, T <sub>A</sub> = -40°C to +85°C for DS2154LN.)
(See Figure 16-1, Figure 16-2, and Figure 16-3.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Cycle Time	t <sub>CYC</sub>	200			ns	
Pulse Width, DS Low or RD High	PW <sub>EL</sub>	100			ns	
Pulse Width, DS High or $\overline{RD}$ Low	$\mathrm{PW}_{\mathrm{EH}}$	100			ns	
Input Rise/Fall Times	t <sub>R</sub> , t <sub>F</sub>			20	ns	
$R/\overline{W}$ Hold Time	t <sub>RWH</sub>	10			ns	
$R/\overline{W}$ Setup Time Before DS High	t <sub>RWS</sub>	50			ns	
$\overline{\text{CS}}$ Setup Time Before DS, $\overline{\text{WR}}$ or $\overline{\text{RD}}$ active	t <sub>CS</sub>	20			ns	
$\overline{\text{CS}}$ Hold Time	$t_{\rm CH}$	0			ns	
Read Data Hold Time	t <sub>DHR</sub>	10		50	ns	
Write Data Hold Time	t <sub>DHW</sub>	0			ns	
Muxed Address Valid to AS or ALE Fall	t <sub>ASL</sub>	15			ns	
Muxed Address Hold Time	t <sub>AHL</sub>	10			ns	
Delay Time, DS, $\overline{WR}$ or $\overline{RD}$ to AS or ALE Rise	t <sub>ASD</sub>	20			ns	
Pulse Width AS or ALE High	PWASH	30			ns	
Delay Time, AS or ALE to DS, $\overline{WR}$ or $\overline{RD}$	t <sub>ASED</sub>	10			ns	
Output Data Delay Time from DS or $\overline{RD}$	t <sub>DDR</sub>	20		80	ns	
Data Setup Time	t <sub>DSW</sub>	50			ns	

# Figure 16-1. Intel Bus Read AC Timing (BTS = 0/MUX = 1)







Figure 16-3. Motorola Bus AC Timing (BTS = 1/MUX = 1)



## Table 16-2. AC Characteristics—Receive Side

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for DS2154L}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for DS2154LN.})$ (See Figure 16-4, Figure 16-5, and Figure 16-6.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
RCLKO Period	t <sub>LP</sub>		488		ns	
PCI KO Dulgo Width	$t_{LH}$	200	244		ns	1
RCLKO Pulse Width	t <sub>LL</sub>	200	244		ns	1
	$t_{LH}$	150	244		ns	2
RCLKO Pulse Width	$t_{\rm CL}$	150	244		ns	2
RCLKI Period	t <sub>CP</sub>		488		ns	
PCI KI Dulco Width	t <sub>CH</sub>	75			ns	
RCLKI Pulse Width	t <sub>CL</sub>	75			ns	
RSYSCLK Period	t <sub>SP</sub>	122	648		ns	3
	t <sub>SP</sub>	122	488		ns	4
DOMOCI K D 1 W. 14	t <sub>SH</sub>	50			ns	
RSYSCLK Pulse Width	$t_{\rm SL}$	50			ns	
RSYNC Setup to RSYSCLK Falling	$t_{\rm SU}$	20		$t_{\rm SH}$ -5	ns	
RSYNC Pulse Width	t <sub>PW</sub>	50			ns	
RPOSI/RNEGI Setup to RCLKI Falling	$t_{SU}$	20			ns	
RPOSI/RNEGI Hold From RCLKI Falling	t <sub>HD</sub>	20			ns	
RSYSCLK/RCLKI Rise and Fall Times	$t_R, t_F$			25	ns	
Delay RCLKO to RPOSO, RNEGO Valid	t <sub>DD</sub>			50	ns	
Delay RCLK to RSER, RDATA, RSIG, RLINK Valid	t <sub>D1</sub>			50	ns	
Delay RCLK to RCHCLK, RSYNC, RCHBLK, RFSYNC, RLCLK	t <sub>D2</sub>			50	ns	
Delay RSYSCLK to RSER, RSIG Valid	t <sub>D3</sub>			50	ns	
Delay RSYSCLK to RCHCLK, RCHBLK, RMSYNC, RSYNC	t <sub>D4</sub>			50	ns	

#### NOTES:

- 1) Jitter attenuator enabled in the receive path.
- 2) Jitter attenuator disabled or enabled in the transmit path.
- 3) RSYSCLK = 1.544MHz.
- 4) RSYSCLK = 2.048MHz.

Figure 16-4. Receive Side AC Timing





Figure 16-5. Receive System Side AC Timing

Figure 16-6. Receive Line Interface AC Timing



## Table 16-3. AC Characteristics—Transmit Side

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for DS2154L}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for DS2154LN.})$ (See Figure 16-7, Figure 16-8, and Figure 16-9.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	t <sub>CP</sub>		488		ns	
TCLK Pulse Width	t <sub>CH</sub>	75			ns	
	t <sub>CL</sub>	75			ns	
TCLKI Period	t <sub>LP</sub>		488		ns	
TCLKI Pulse Width	$t_{LH}$	75			ns	
	t <sub>LL</sub>	75			ns	
TSYSCLK Period	t <sub>SP</sub>	122	648		ns	1
	t <sub>SP</sub>	122	448		ns	2
TSYSCLK Pulse Width	$t_{\mathrm{SH}}$	50			ns	
	$t_{SL}$	50			ns	
TSYNC or TSSYNC Setup to TCLK or TSYSCLK Falling	$t_{SU}$	20		t <sub>CH</sub> -5 or t <sub>SH</sub> -5	ns	
TSYNC or TSSYNC Pulse Width	$t_{\rm PW}$	50			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Setup to TCLK, TSYSCLK, TCLKI Falling	t <sub>SU</sub>	20			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Hold from TCLK, TSYSCLK, TCLKI Falling	t <sub>HD</sub>	20			ns	
TCLK, TCLKI, or TSYSCLK Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>			25	ns	
Delay TCLKO to TPOSO, TNEGO Valid	t <sub>DD</sub>			50	ns	
Delay TCLK to TESO Valid	t <sub>D1</sub>			50	ns	
Delay TCLK to TCHBLK, TCHBLK, TSYNC, TLCLK	t <sub>D2</sub>			50	ns	
Delay TSYSCLK to TCHCLK, TCHBLK	t <sub>D3</sub>			75	ns	

#### NOTES:

1) TSYSCLK = 1.544MHz.

2) TSYSCLK = 2.048MHz.

Figure 16-7. Transmit Side AC Timing





Figure 16-8. Transmit System Side AC Timing

# Figure 16-9. Transmit Line Interface Side AC Timing



## Table 16-4. AC Characteristics—Nonmultiplexed Parallel Port (MUX = 0)

(See Figure 16-10, Figure 16-11, Figure 16-12, and Figure 16-13.)									
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES			
Setup Time for A0 to A7 Valid to $\overline{CS}$ Active	t1	0			ns				
Setup Time for $\overline{CS}$ Active to Either $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Active	t2	0			ns				
Delay Time from Either $\overline{RD}$ or $\overline{DS}$ Active to Data Valid	t3			75	ns				
Hold Time from Either $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Inactive to $\overline{CS}$ Inactive	t4	0			ns				
Hold Time from CS Inactive to Data Bus Tri-State	t5	5		20	ns				
Wait Time from Either $\overline{WR}$ or $\overline{DS}$ Active to Latch Data	t6	75			ns				
Data Setup Time to Either $\overline{WR}$ or $\overline{DS}$ Inactive	t7	10			ns				
Data Hold Time to Either WR or DS Inactive	t8	10			ns				
Address Hold from Either $\overline{WR}$ or $\overline{DS}$ Inactive	t9	10			ns				

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS2154L, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for } DS2154LN.)$ 

# Figure 16-10. Intel Bus Read AC Timing (BTS = 0/MUX = 0)





# Figure 16-11. Intel Bus Write AC Timing (BTS=0/MUX=0)





Figure 16-13. Motorola Bus Write AC Timing (BTS = 1/MUX = 0)



#### **17 PACKAGE INFORMATION**

(The package drawing(s) in this data sheet may not reflect the most current specifications. The package number provided for each package is a link to the latest package outline information.)

## 17.1 100-Pin LQFP (<u>56-G5002-000</u>)



87 of 87

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600** 

© 2006 Maxim Integrated Products • Printed USA

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor.