

# **Discontinued Product**

This device is no longer in production. The device should not be purchased for new design applications. Samples are no longer available.

Date of status change: June 2, 2015

### **Recommended Substitutions:**

For existing customer transition, and for new customers or new applications, refer to A4447.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



#### **FEATURES AND BENEFITS**

- 8 to 50 V input range
- Integrated DMOS switch
- Adjustable fixed off-time
- Highly efficient
- Adjustable 1.2 to 24 V output

# PACKAGE: 8-Lead SOIC with exposed thermal pad (suffix LJ)



Not to scale

#### **DESCRIPTION**


The A8499 is a step down regulator that will handle a wide input operating voltage range.


The A8499 is supplied in a low-profile 8-lead SOIC with exposed pad (package LJ).

Applications include:

- Printer power supplies
- Consumer equipment power supplies


## **Typical Application**





Circuit for 42 V step down to 3.3 V at 1.2 A. Efficiency data from circuit shown in left panel. Data is for reference only.

### **Functional Block Diagram**



### **Absolute Maximum Ratings**

· · · · · · · · · · · · · · · · · · ·	
Supply Voltage, V <sub>IN</sub>	50 V
VBIAS Input Voltage, V <sub>BIAS</sub>	0.3 to 7 V
Switch Voltage, V <sub>LX</sub>	1 V
ENB Input Voltage, V <sub>ENB</sub>	0.3 to 7 V
Junction Temperature, T <sub>J(max)</sub>	150°C
Storage Temperature, T <sub>S</sub>	
Operating Ambient Temperature, T <sub>A</sub>	–20°C to 85°C

### Package Thermal Characteristics\*

Package	R <sub>θJA</sub> (°C/W)	РСВ
LJ	35	4-layer

<sup>\*</sup> Additional information is available on the Allegro Web site

#### **Ordering Information**

Use the following complete part numbers when ordering:

Part Number <sup>a</sup>	Packing <sup>b</sup>	Description
A8499SLJTR-T	13 in. reel, 3000 pieces/reel	LJ package, SOIC surface mount with exposed thermal pad



<sup>&</sup>lt;sup>b</sup>Contact Allegro for additional packing options.



<sup>&</sup>lt;sup>a</sup>Leadframe plating 100% matte tin.

## ELECTRICAL CHARACTERISTICS $^{1,2}$ at $T_A$ = 25°C, $V_{IN}$ = 8 to 50 V (unless noted otherwise)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
		$V_{ENB}$ = LOW, $I_{OUT}$ = 0 mA, $V_{IN}$ = 42 V $V_{BIAS}$ = $V_{OUT}$ (see note <sup>3</sup> )	_	0.90	1.35	mA
VIN Quiescent Current	I <sub>VIN(Q)</sub>	$V_{ENB}$ = LOW, $I_{OUT}$ = 0 mA, $V_{IN}$ = 42 V $V_{BIAS}$ < 3 V	_	4.4	6.35	mA
		V <sub>ENB</sub> = HIGH	_	_	100	μA
VBIAS Input Current	I <sub>BIAS</sub>	V <sub>BIAS</sub> = V <sub>OUT</sub>	_	3.5	5	mA
5 10 11 0 5 11		T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 2 A	_	700	800	mΩ
Buck Switch On Resistance	R <sub>DS(on)</sub>	T <sub>A</sub> = 125°C, I <sub>OUT</sub> = 2 A	_	_	1.6	Ω
Fixed Off-Time Proportion		Based on calculated value	-15	_	15	%
Feedback Voltage	V <sub>FB</sub>		1.176	1.200	1.224	V
Output Voltage Regulation		I <sub>OUT</sub> = 0 mA to 2 A	-3	_	3	%
Feedback Input Bias Current	I <sub>FB</sub>		-400	-100	100	nA
Soft Start Time	t <sub>ss</sub>		5	10	15	ms
		V <sub>FB</sub> > 0.5 V	2.2	_	3	Α
Buck Switch Current Limit	I <sub>CL</sub>	V <sub>FB</sub> < 0.5 V	0.5	_	1.2	Α
ENB Open Circuit Voltage	V <sub>oc</sub>	Output disabled	2.0	_	7	V
ENB Input Voltage Threshold	V <sub>ENB(0)</sub>	LOW level input (Logic 0), output enabled	_	_	1.0	V
ENB Input Current	I <sub>ENB(0)</sub>	V <sub>ENB</sub> = 0 V	-10	_	-1	μA
VIN Undervoltage Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising	_	6.9	7.1	V
VIN Undervoltage Hysteresis	V <sub>UVLOHYS</sub>	V <sub>IN</sub> falling	0.7	_	1.1	V
Thermal Shutdown Temperature	T <sub>JTSD</sub>	Temperature increasing	_	165	_	°C
Thermal Shutdown Hysteresis	$\DeltaT_J$	Recovery = $T_{JTSD} - \Delta T_{J}$	_	15	-	°C

<sup>1.</sup> Negative current is defined as coming out of (sourcing) the specified device pin.



<sup>2.</sup> Specifications over the junction temperature range of 0°C to 125°C are assured by design and characterization.

<sup>3.</sup> VBIAS is connected to VOUT node when  $V_{OUT}$  target level is between 3.3 and 5 V.

## **Functional Description**

The A8499 is a fixed off-time, current-mode-controlled buck switching regulator. The regulator requires an external clamping diode, inductor, and filter capacitor, and operates in both continuous and discontinuous modes. An internal blanking circuit is used to filter out transients resulting from the reverse recovery of the external clamp diode. Typical blanking time is 200 ns.

The value of a resistor between the TSET pin and ground determines the fixed off-time (see graph in the  $t_{\rm off}$  section).

 $V_{OUT}$ . The output voltage is adjustable from 1.2 to 24 V, based on the combination of the value of the external resistor divider and the internal 1.2 V  $\pm 3\%$  reference. The voltage can be calculated with the following formula:

$$V_{\rm OUT} = V_{\rm FB} \times (1 + R1/R2)$$
 (1)

**Light Load Regulation.** To maintain voltage regulation during light load conditions, the switching regulator enters a cycle-skipping mode. As the output current decreases, there remains some energy that is stored during the power switch minimum on-time. In order to prevent the output voltage from rising, the regulator skips cycles once it reaches the minimum on-time, effectively making the off-time larger.

**Soft Start.** An internal ramp generator and counter allow the output to slowly ramp up. This limits the maximum demand on the external power supply by controlling the inrush current required to charge the external capacitor and any dc load at startup. Internally, the ramp is set to 10 ms nominal rise time. During soft start, current limit is 2.2 A minimum.

The following conditions are required to trigger a soft start:

- $V_{JN} > 6 V$
- ENB pin input falling edge
- Reset of a TSD (thermal shut down) event

 $V_{BIAS}$ . To improve overall system efficiency, the regulator output,  $V_{OUT}$ , is connected to the VBIAS input to supply the operating bias current during normal operating conditions. During start up the circuitry is run off of the VIN supply. VBIAS should be connected to VOUT when the  $V_{OUT}$  target level is between 3.3 and 5 V. If the output voltage is less than 3.3 V, then the A8499 can operate with an internal supply and pay a penalty in efficiency, as the bias current will come from the high voltage supply, VIN. VBIAS can also be supplied with an external voltage source. No power-up sequencing is required for normal opperation.

ON/OFF Control. The ENB pin is externally pulled to ground

to enable the device and begin the soft start sequence. When the ENB is open circuited, the switcher is disabled and the output decays to 0 V.

**Protection.** The buck switch will be disabled under one or more of the following fault conditions:


- $V_{IN} < 6 V$
- ENB pin = open circuit
- TSD fault

When the device comes out of a TSD fault, it will go into a soft start to limit inrush current.

 $t_{OFF}$ . The value of a resistor between the TSET pin and ground determines the fixed off-time. The formula to calculate  $t_{OFF}$  (µs) is:

$$t_{\rm OFF} = \frac{R_{\rm TSET}}{1.2 \times 10^{10}} , \qquad (2)$$

where  $R_{TSET}$  (k $\Omega$ ) is the value of the resistor. Results are shown in the following graph:



 $t_{ON}$ . From the volt-second balance of the inductor, the turn-on time,  $t_{ON}$ , can be calculated approximately by the equation:

$$t_{\rm ON} = \frac{(V_{\rm OUT} + V_{\rm f} + I_{\rm OUT} \times R_{\rm L}) \times t_{\rm OFF}}{V_{\rm IN} - I_{\rm OUT} \times R_{\rm DS(on)} - I_{\rm OUT} \times R_{\rm L} - V_{\rm OUT}}$$
(3)

where

 $V_{\rm f}$  is the voltage drop across the external Schottky diode,  $R_{\rm L}$  is the winding resistance of the inductor, and  $R_{
m DS(on)}$  is the on-resistance of the switching MOSFET.



The switching frequency is calculated as follows:

$$f_{\rm SW} = \frac{1}{t_{\rm ON} + t_{\rm OFF}} \tag{4}$$

**Shorted Load.** If the voltage on the FB pin falls below 0.5 V, the regulator will invoke a 0.8 A typical overcurrent limit to handle shorted load condition at the regulator output. For low output voltages at power up and in the case of a shorted output, the off-time is extended to prevent loss of control of the current limit due

to the minimum on-time of the switcher.

The extension of the off-time is based on the value of the TSET multiplier and the FB voltage, as shown in the following table:

V <sub>FB</sub> (V)	TSET Multiplier
< 0.25	8 × t <sub>OFF</sub>
< 0.50	$4 \times t_{OFF}$
< 0.75	$2 \times t_{OFF}$
> 0.75	t <sub>OFF</sub>

## **Component Selection**

**L1.** The inductor must be rated to handle the total load current. The value should be chosen to keep the ripple current to a reasonable value. The ripple current,  $I_{RIPPLE}$ , can be calculated by:

$$I_{\text{RIPPLE}} = V_{\text{L(OFF)}} \times t_{\text{OFF}} / L$$
 (5)

$$V_{L(OFF)} = V_{OUT} + V_f + I_{L(AVG)} \times R_L$$
 (6)

Example:

Given  $V_{OUT}$  = 5 V,  $V_f$  = 0.55 V,  $V_{IN}$  = 42 V,  $I_{LOAD}$  = 0.5 A, power inductor with L = 180  $\mu$ H and  $R_L$  = 0.5  $\Omega$  Rdc at 55°C,  $t_{OFF}$  = 7  $\mu$ s, and  $R_{DS(on)}$  = 1  $\Omega$ .

Substituting into equation 6:

$$V_{L(OFF)} = 5 V + 0.55 V + 0.5 A \times 0.5 \Omega = 5.8 V$$

Substituting into equation 5:

$$I_{RIPPLE} = 5.8 \text{ V} \times 7 \text{ } \mu \text{s} / 180 \text{ } \mu \text{H} = 225 \text{ mA}$$

The switching frequency,  $f_{SW}$ , can then be estimated by:

$$f_{SW} = 1 / (t_{ON} + t_{OFF})$$
 (7)

$$t_{\rm ON} = I_{\rm RIPPLE} \times L / V_{\rm L(ON)} \tag{8}$$

$$V_{L(ON)} = V_{IN} - I_{L(AVG)} \times R_{DS(on)} - I_{L(AVG)} \times R_{L} - V_{OUT}$$
 (9)

Substituting into equation 9:

$$V_{L(ON)} = 42 \text{ V} - 0.5 \text{ A} \times 1 \Omega - 0.5 \text{ A} \times 0.5 \Omega - 5 \text{ V} = 36 \text{ V}$$

Substituting into equation 8:

$$t_{ON}$$
 = 225 mA × 180  $\mu H$  / 36 V = 1.12  $\mu s$ 

Substituting into equation 7:

$$f_{SW} = 1 / (7 \mu s + 1.12 \mu s) = 123 \text{ kHz}$$

Higher inductor values can be chosen to lower the ripple current. This may be an option if it is required to increase the total maximum current available above that drawn from the switching regulator. The maximum total current available,  $I_{\rm LOAD(MAX)}$ , is:

$$I_{\text{LOAD(MAX)}} = I_{\text{CL(MIN)}} \times t_{\text{OFF}} / L \tag{5}$$

where I<sub>CL(MIN)</sub> is 2.2 A, from the Electrical Chracteristics table.

**D1.** The Schottky catch diode should be rated to handle 1.2 times the maximum load current. The voltage rating should be higher than the maximum input voltage expected during all operating conditions. The duty cycle for high input voltages can be very close to 100%.

**COUT.** The main consideration in selecting an output capacitor is voltage ripple on the output. For electrolytic output capacitors, a low-ESR type is recommended.


The peak-to-peak output voltage ripple is simply  $I_{RIPPLE} \times ESR$ . Note that increasing the inductor value can decrease the ripple current. The ESR should be in the range from 50 to 500 m $\Omega$ .

**RTSET Selection.** Correct selection of RTSET values will ensure that minimum on time of the switcher is not violated and prevent the switcher from cycle skipping. For a given  $V_{IN}$  to  $V_{OUT}$  ratio, the RTSET value must be greater than or equal to the value defined by the curve in the chart RTSET Value versus  $V_{IN}/V_{OUT}$ , on the next page.


Note. The curve represents the minimum RTSET value. When calculating  $R_{TSET}$ , be sure to use  $V_{IN}(max) / V_{OUT}(min)$ . Resistor tolerance should also be considered, so that under no operating conditions the resistance on the TSET pin is allowed to go below the minimum value.



## RTSET Value versus $V_{IN} / V_{OUT}$




## Typical Application Circuit



12 V step down to 5.0 V at 1.8 A

### Pin-out Diagram





### **Terminal List Table**


Pin Name	Pin Description	Pin Number
BOOT	Gate drive boost node	1
ENB	On/off control logic input	2
TSET	Off-time setting	3
GND	Ground	4
NC	No connect	N/A
NC	No connect	N/A
FB	Feedback for adjustable regulator	5
VBIAS	Bias supply input	6
LX	Buck switching node	7
VIN	Supply input	8
Pad	Exposed pad for thermal dissipation	Pad



#### Package LJ 8-Pin SOIC







For Reference Only; not for tooling use (reference MS-012BA) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

A Terminal #1 mark area

Exposed thermal pad (bottom surface); dimensions may vary with device

Reference land pattern layout (reference IPC7351 SOIC127P600X175-9AM); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances, when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)

## A8499

# **High Voltage Step-Down Regulator**

#### **Revision History**

Number	Date	Description
6	August 21, 2019	Updated product status to Discontinued

Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website: www.allegromicro.com

