2.5 V/3.3 V 2:1:15 Differential ECL/PECL ÷1/÷2 Clock Driver

NB100LVEP222

The NB100LVEP222 is a low skew 2:1:15 differential $\pm 1/\pm 2$ ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be used in a differential configuration or single–ended (with V_{BB} output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2, 3, 4, and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. When the output banks are configured with the ± 1 mode, data can also be distributed. The LVEP222 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot. This device is an improved version of the MC100LVE222 with higher speed capability and reduced skew.

The fsel pins and CLK_Sel pin are asynchronous control inputs. Any changes may cause indeterminate output states requiring an MR pulse to resynchronize any 1/2X outputs (See Figure 3). Unused output pairs should be left unterminated (open) to reduce power and switching noise.

The NB100LVEP222, as with most ECL devices, can be operated from a positive V_{CC}/V_{CC0} supply in LVPECL mode. This allows the LVEP222 to be used for high performance clock distribution in +2.5/3.3 V systems. In a PECL environment series or Thevenin line, terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D. For a SPICE model, refer to Application Note AN1560/D.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single–ended LVPECL input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC}/V_{CC0} via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open. Single–ended CLK input operation is limited to a V_{CC}/V_{CC0} ≥ 3.0 V in LVPECL mode, or V_{EE} ≤ -3.0 V in NECL mode.

Features

- 20 ps Output-to-Output Skew
- 85 ps Part-to-Part Skew
- Selectable 1x or 1/2x Frequency Outputs
- LVPECL Mode Operating Range: $V_{CC}/V_{CC0} = 2.375$ V to 3.8 V with $V_{EE} = 0$ V
- NECL Mode Operating Range: V_{CC}/V_{CC0} = 0 V with V_{EE} = -2.375 V to -3.8 V
- Internal Input Pulldown Resistors
- Performance Upgrade to ON Semiconductor's MC100LVE222
- V_{BB} Output
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com





*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping
NB100LVEP222MNG	QFN-52 (Pb-Free)	260 Units / Tray



Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK0*, CLK0**	ECL Differential Input Clock
CLK1*, CLK1**	ECL Differential Input Clock
CLK_Sel*	ECL Clock Select
MR*	ECL Master Reset
Qa0:1, <u>Qa0:1</u>	ECL Differential Outputs
Qb0:2, Qb0:2	ECL Differential Outputs
Qc0:3, Qc0:3	ECL Differential Outputs
Qd0:5, <u>Qd0:5</u>	ECL Differential Outputs
fseln*	ECL \div 1 or \div 2 Select
V _{BB}	Reference Voltage Output
V _{CC} , V _{CC0}	Positive Supply, $V_{CC} = V_{CC0}$
V _{EE} ***	Negative Supply
NC	No Connect

* Pins will default LOW when left open.

** Pins will default HIGH when left open.

*** The thermally conductive exposed pad on the bottom of the package is electrically connected to V_{EE} internally.

Table 2. FUNCTION TABLE

	Function							
Input	L	н						
MR CLK_Sel fseln	Active CLK0 ÷1	Reset CLK1 ÷2						





Table 3. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
QFN-52	Level 2
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–O @ 0.125 in
Transistor Count	821 Devices
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, refer to Application Note <u>AND8003/D</u>.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC} /V _{CC0}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	NECL Mode Power Supply	$V_{CC}/V_{CC0} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} /V _{CC0} = 0 V	$\begin{array}{l} V_I \leq V_{CC} / V_{CC0} \\ V_I \geq V_{EE} \end{array}$	6 to 0 –6 to 0	V V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			±0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note)	0 lfpm 500 lfpm	QFN-52 QFN-52	25 19.6	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case) (Note)	2S2P	QFN-52	21	°C/W
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
V _{OH}	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{OL}	Output LOW Voltage (Note 3)	555	680	900	555	680	900	555	680	900	mV
V _{IH}	Input HIGH Voltage (Single-Ended) (Note 4)	1335		1620	1335		1620	1275		1620	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 4)	555		900	555		900	555		900	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5) (Figure 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
I _{IH}	Input HIGH Current			150			150			150	μA
Ι _{ΙL}	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA

Table 5. LVPECL DC CHARACTERISTICS V_{CC} = V_{CC0} = 2.5 V; V_{EE} = 0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

2. Input and output parameters vary 1:1 with V_{CC}/V_{CC0}. V_{EE} can vary + 0.125 V to -1.3 V.

All loading with 50 Ω to V_{CC}/V_{CC0} - 2.0 V.
 Do not use V_{BB} Pin #10 at V_{CC}/V_{CC0} < 3.0 V (see <u>AND8066/D</u>).
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}/V_{CC0}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			–40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
V _{OH}	Output HIGH Voltage (Note 7)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 7)	1355	1480	1700	1355	1480	1700	1355	1480	1700	mV
V _{IH}	Input HIGH Voltage (Single-Ended)			2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)			1700	1355		1700	1355		1700	mV
V _{BB}	Output Reference Voltage (Note 8)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) (Figure 5)			3.3	1.2		3.3	1.2		3.3	V
I _{IH}	Input HIGH Current			150			150			150	μA
Ι _Ι Γ	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. Input and output parameters vary 1:1 with V_{CC}/V_{CC0}. V_{EE} can vary + 0.925 V to -0.5 V.

7. All loading with 50 Ω to V_{CC}/V_{CC0}-2.0 V. 8. Single-Ended input operation is limited V_{CC}/V_{CC0} \geq 3.0 V in LVPECL mode.

9. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC/VCC0. The VIHCMR range is referenced to the most positive side of the differential input signal.

							•	,			
			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
V _{OH}	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V _{OL}	Output LOW Voltage (Note 11)	-1945	-1820	-1600	-1945	-1820	-1600	-1945	-1820	-1600	mV
VIH	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
VIL	Input LOW Voltage (Single-Ended)	-1945		-1600	-1945		-1600	-1945		-1600	mV
V_{BB}	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13) (Figure 5)	V _{EE} + 1.2		0.0	V _{EE} + 1.2		0.0 V _E		+ 1.2	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

Table 7. LVNECL DC CHARACTERISTICS $V_{CC} = V_{CC0} = 0.0 \text{ V}$; $V_{EE} = -3.8 \text{ V}$ to -2.375 V (Note 10)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

10. Input and output parameters vary 1:1 with $V_{CC}/V_{CC0}.$

11. All loading with 50 Ω to V_{CC}/V_{CC0} – 2.0 V.
12. Single–Ended input operation is limited V_{EE} ≤ –3.0 V in NECL mode.
13. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}/V_{CC0}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{Opp}	Differential Output Voltage (Figure 4) f _{out} = 50 MHz f _{out} = 0.8 GHz f _{out} = 1.0 GHz	500 550 500	600 650 650		500 525 425	600 650 650		500 500 400	600 650 600		mV
t _{PLH} t _{PHL}	Propagation Delay (Differential Configuration) CLKx-Q _X MR-Q _{XX}	650 700	800 900	900 1200	700 700	875 900	1000 1200	850 700	975 900	1150 1200	ps
t _{skew}	Within-Device Skew (Note 15) (+1 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]		10 10 20 10	40 40 60 40		10 10 20 10	40 40 60 40		10 10 20 10	40 40 60 40	ps
	– Qa _N , Qb _N , Qd _N – All Outputs		10 20	40 60		10 20	40 60		10 20	40 60	
t _{skew}	Within-Device Skew (Note 15) (÷2 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]		15 15 20 15	70 70 70 70 70		10 10 20 10	40 40 50 40		15 10 15 15	70 40 70 70	ps
	– Qa _N , Qb _N , Qd _N – All Outputs		15 20	70 70		10 20	40 50		15 15	70 70	
t _{skew}	Device-to-Device Skew (Differential Configuration) (Note 16)		85	300		85	300		85	300	ps
t _{JITTER}	Random Clock Jitter (Figure 4) (RMS)		1	5		1	4		1	5	ps
V _{PP}	Input Swing (Differential Configuration) (Note 17) (Figure 5)	150	800	1200	150	800	1200	150	800	1200	mV
DCO	Output Duty Cycle	49.5	50	50.5	49.5	50	50.5	49.5	50	50.5	%
t _r /t _f	Output Rise/Fall Time 20%-80%	100	200	300	100	200	300	150	250	350	ps

Table 8. AC CHARACTERISTICS $V_{CC} = V_{CC0} = 2.375$ to 3.8 V; $V_{EE} = 0.0$ V or $V_{CC} = V_{CC0} = 0.0$ V; $V_{EE} = -2.375$ to -3.8 V (Note 14)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

14. Measured with LVPECL 750 mV source, 50% duty cycle clock source. All outputs loaded with 50 Ω to V_{CC}/V_{CC0} – 2.0 V.

15. Skew is measured between outputs under identical transitions and operating conditions.

16. Device-to-Device skew for identical transitions at identical V_{CC}/V_{CC0} levels.

17. VPP is the differential configuration input voltage swing required to maintain AC characteristics including tPD and device-to-device skew.



Figure 4. Output Voltage (V_{OPP}) versus Input Frequency and Random Clock Jitter (t_{JITTER}) @ 25°C



Figure 5. LVPECL Differential Input Levels



Figure 6. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	_	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1642/D	_	The ECL Translator Guide
AND8001/D	_	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices

- AND8066/D Interfacing with ECLinPS
- AND8090/D AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or thers.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative