Marking

512M4

256M8

128M16

HX

JE

HA

-125

-125E

-15

-15E

-187



# **DDR3 SDRAM**

MT41J512M4 - 64 Meg x 4 x 8 Banks MT41J256M8 - 32 Meg x 8 x 8 Banks MT41J128M16 - 16 Meg x 16 x 8 Banks

Features
• $VDD = VDDQ = +1.5V \pm 0.075V$
• 1.5V center-terminated push/pull I/O
Differential bidirectional data strobe
• 8 <i>n</i> -bit prefetch architecture
• Differential clock inputs (CK, CK#)
8 internal banks
• Nominal and dynamic on-die termination (ODT) for
data, strobe, and mask signals
• CAS (READ) latency (CL): 5, 6, 7, 8, 9, 10, or 11
• POSTED CAS ADDITIVE latency (AL): 0, CL - 1, CL - 2
• CAS (WRITE) latency (CWL): 5, 6, 7, 8, based on <sup>t</sup> CK
• Fixed burst length (BL) of 8 and burst chop (BC) of 4
(via the mode register set [MRS])
Selectable BC4 or BL8 on-the-fly (OTF)
Self refresh mode

- 64ms, 8,192 cycle refresh at 0°C to 85°C

Clock frequency range of 300–800 MHz

novins e en e (BBNe 1000)	101
- 1.87ns @ CL = 7 (DDR3-1066)	-187E
<ul> <li>Operating temperature</li> </ul>	
- Commercial ( $0^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ 95 $^{\circ}$ C)	None
- Industrial ( $-40^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ 95 $^{\circ}$ C;	IT
• Revision	:A/:D/:F
Notes: 1. Not all options listed can be o	combined to
define an offered product. Us	e the Part Cata-
log Search on www.micron.co	om for available

offerings.

Options<sup>1</sup>

Configuration512 Meg x 4

- 256 Meg x 8

- 128 Meg x 16

• Timing - cycle time

FBGA package (Pb-free) - x4, x8
 - 78-ball (9mm x 11.5mm) Rev. D, F

FBGA package (Pb-free) - x16
96-ball (9mm x 14mm) Rev. D

- 1.25ns @ CL = 11 (DDR3-1600)

-1.25ns @ CL = 10 (DDR3-1600)

- 1.5ns @ CL = 10 (DDR3-1333)

-1.5ns @ CL = 9 (DDR3-1333)

- 1.87ns @ CL = 8 (DDR3-1066)

- 82-ball (12.5mm x 15.5mm) Rev. A

**Table 1: Key Timing Parameters** 

Speed Grade	peed Grade Data Rate (MT/s) Ta		<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-125	1600	11-11-11	13.75	13.75	13.75
-125E	1600	10-10-10	12.5	12.5	12.5
-15	1333	10-10-10	15	15	15
-15E	1333	9-9-9	13.5	13.5	13.5
-187	1066	8-8-8	15	15	15
-187E 1066		7-7-7	13.1	13.1	13.1

• T<sub>C</sub> of 0°C to 95°C

Write leveling

- 32ms at 85°C to 95°C

• Multipurpose register

• Output driver calibration


Self refresh temperature (SRT)Automatic self refresh (ASR)



Table 2: Addressing

Parameter	512 Meg x 4	256 Meg x 8	128 Meg x 16
Configuration	64 Meg x 4 x 8 banks	32 Meg x 8 x 8 banks	16 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row addressing	32K (A[14:0])	32K (A[14:0])	16K (A[13:0])
Bank addressing	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column addressing	2K (A[11, 9:0])	1K (A[9:0])	1K (A[9:0])

Figure 1: 2Gb DDR3 Part Numbers



Notes: 1. Not all options listed can be combined to define an offered product. Use the Part Catalog Search on www.micron.com for available offerings.

#### **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: www.micron.com.



#### **Table of Contents**

Features	1
State Diagram	10
Functional Description	11
Industrial Temperature	11
General Notes	11
Functional Block Diagrams	13
Ball Assignments and Descriptions	15
Package Dimensions	24
Electrical Specifications	27
Absolute Ratings	27
Input/Output Capacitance	27
Thermal Characteristics	
Electrical Specifications - IDD Specifications and Conditions	29
Electrical Characteristics - IDD Specifications	39
Electrical Specifications – DC and AC	42
DC Operating Conditions	42
Input Operating Conditions	42
AC Overshoot/Undershoot Specification	44
Slew Rate Definitions for Single-Ended Input Signals	
Slew Rate Definitions for Differential Input Signals	51
ODT Characteristics	52
ODT Resistors	52
ODT Sensitivity	53
ODT Timing Definitions	
Output Driver Impedance	57
34 Ohm Output Driver Impedance	
34 Ohm Driver	58
34 Ohm Driver Output Sensitivity	
Alternative 40 Ohm Driver	60
40 Ohm Driver Output Sensitivity	
Output Characteristics and Operating Conditions	61
Reference Output Load	
Slew Rate Definitions for Single-Ended Output Signals	64
Slew Rate Definitions for Differential Output Signals	
Speed Bin Tables	
Notes	
Command and Address Setup, Hold, and Derating	
Data Setup, Hold, and Derating	
Commands	
Truth Tables	
DESELECT (DES)	
NO OPERATION (NOP)	
ZQ CALIBRATION	
ACTIVATE	
READ	
WRITE	
PRECHARGE	
REFRESH	
SELF REFRESH	
DLL Disable Mode	
Input Clock Frequency Change	101



Write Leveling	 103
Operations	 108
Initialization	 108
Mode Registers	 110
Mode Register 0 (MR0)	 111
Mode Register 1 (MR1)	 115
Mode Register 2 (MR2)	 118
Mode Register 3 (MR3)	 121
MODE REGISTER SET (MRS)	 128
ZQ CALIBRATION	 128
ACTIVATE	 129
READ	 131
WRITE	 141
PRECHARGE	 150
SELF REFRESH	 150
Extended Temperature Usage	 152
Power-Down Mode	 153
RESET	 159
On-Die Termination (ODT)	 161
Functional Representation of ODT	 161
Nominal ODT	 161
Dynamic ODT	 163
Synchronous ODT Mode	 168
ODT Off During READs	 171
Asynchronous ODT Mode	 173
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	 175
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)	 177



## **List of Figures**

Figure 1:	2Gb DDR3 Part Numbers	2
Figure 2:	Simplified State Diagram	
Figure 3:	512 Meg x 4 Functional Block Diagram	.13
Figure 4:	256 Meg x 8 Functional Block Diagram	.13
Figure 5:	128 Meg x 16 Functional Block Diagram	14
Figure 6:	78-Ball FBGA – x4, x8 Ball Assignments (Top View)	15
Figure 7:	82-Ball FBGA – x4, x8 Pin Assignments (Top View)	16
Figure 8:	96-Ball FBGA – x16 Ball Assignments (Top View)	17
Figure 9:	78-Ball FBGA – x4, x8; "HX"	24
Figure 10:	82-Ball FBGA – x4, x8; "JE"	.25
Figure 11:	96-Ball FBGA – x16; "HA"	.26
Figure 12:	Thermal Measurement Point	.28
Figure 13:	Input Signal	44
Figure 14:	Overshoot	45
Figure 15:	Undershoot	45
Figure 16:	Vix for Differential Signals	46
Figure 17:	Single-Ended Requirements for Differential Signals	47
Figure 18:	Definition of Differential AC-Swing and <sup>t</sup> DVAC	48
Figure 19:	Nominal Slew Rate Definition for Single-Ended Input Signals	.50
Figure 20:	Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	51
Figure 21:	ODT Levels and I-V Characteristics	.52
Figure 22:	ODT Timing Reference Load	54
Figure 23:	<sup>t</sup> AON and <sup>t</sup> AOF Definitions	.55
Figure 24:	<sup>t</sup> AONPD and <sup>t</sup> AOFPD Definition	56
Figure 25:	<sup>t</sup> ADC Definition	56
Figure 26:	Output Driver	.57
Figure 27:	DQ Output Signal	62
Figure 28:	Differential Output Signal.	63
Figure 29:	Reference Output Load for AC Timing and Output Slew Rate	63
Figure 30:	Nominal Slew Rate Definition for Single-Ended Output Signals	.64
Figure 31:	Nominal Differential Output Slew Rate Definition for DQS, DQS#	65
Figure 32:	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> IS (Command and Address – Clock)	82
Figure 33:	Nominal Slew Rate for <sup>t</sup> IH (Command and Address – Clock)	83
Figure 34:	Tangent Line for 'IS (Command and Address – Clock)	.84
Figure 35:	Tangent Line for <sup>t</sup> IH (Command and Address – Clock)	85
Figure 36:	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> DS (DQ – Strobe)	89
Figure 37:	Nominal Slew Rate for <sup>t</sup> DH (DQ – Strobe)	90
Figure 38:	Tangent Line for <sup>t</sup> DS (DQ – Strobe)	.91
Figure 39:	Tangent Line for <sup>t</sup> DH (DQ – Strobe)	92
Figure 40:	Refresh Mode	
Figure 41:	DLL Enable Mode to DLL Disable Mode	.99
Figure 42:	DLL Disable Mode to DLL Enable Mode	
Figure 43:	DLL Disable <sup>t</sup> DQSCK Timing	01
Figure 44:	Change Frequency During Precharge Power-Down	
Figure 45:	Write Leveling Concept	03
Figure 46:	Write Leveling Sequence	
Figure 47:	Exit Write Leveling	
Figure 48:	Initialization Sequence	09
Figure 49:	MRS-to-MRS Command Timing ( <sup>t</sup> MRD).	
Figure 50:	MRS-to-nonMRS Command Timing ( <sup>t</sup> MOD)	11
Figure 51:	Mode Register 0 (MR0) Definitions	12
Figure 52:	READ Latency	
Figure 53:	Mode Register 1 (MR1) Definition	
Figure 54:	READ Latency (AL = $5$ , CL = $6$ )	
Figure 55:	Mode Register 2 (MR2) Definition	
Figure 56:	CAS Write Latency	19



	Mode Register 3 (MR3) Definition	
Figure 58:	Multipurpose Register (MPR) Block Diagram	104
	MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	
	MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout	
	MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	
	MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	
Figure 63:	ZQ Calibration Timing (ZQCL and ZQCS)	129
	Example: Meeting <sup>t</sup> RRD (MIN) and <sup>t</sup> RCD (MIN)	
	Example: <sup>t</sup> FAW	
	READ Latency	
Figure 67:	Consecutive ŘEAD Bursts (BL8)	
Figure 68:	Consecutive READ Bursts (BC4)	133
Figure 69:	Nonconsecutive READ Bursts	134
Figure 70:	READ (BL8) to WRITE (BL8)	134
Figure 71:	READ (BC4) to WRITE (BC4) OTF	135
Figure 72:	READ to PRECHARGE (BL8)	135
	READ to PRECHARGE (BC4)	
Figure 74:	READ to PRECHARGE (AL = 5, CL = 6)	136
Figure 75:	READ with Auto Precharge (AL = 4, CL = 6)	136
Figure 76:	Data Output Timing – <sup>t</sup> DQSQ and Data Valid Window	138
Figure 77:	Data Strobe Timing – READs	
Figure 78:	Method for Calculating <sup>t</sup> LZ and <sup>t</sup> HZ	139
Figure 79:	<sup>t</sup> RPRE Timing	
	<sup>t</sup> RPST Timing	
Figure 81:	tWPRE Timing	
Figure 82:	<sup>t</sup> WPST Timing	
Figure 83:	Write Burst	
Figure 84:	Consecutive WRITE (BL8) to WRITE (BL8)	
Figure 85:	Consecutive WRITE (BC4) to WRITE (BC4) via MRS or OTF	
Figure 86:	Nonconsecutive WRITE to WRITE	
Figure 87:	WRITE (BL8) to READ (BL8)	
	WRITE to READ (BC4 Mode Register Setting)	
	WRITE (BC4 OTF) to READ (BC4 OTF)	
Figure 90:	WRITE (BL8) to PRECHARGE.	
Figure 91:	WRITE (BC4 Mode Register Setting) to PRECHARGE	148
Figure 92:	WRITE (BC4 OTF) to PRECHARGE	
	Data Input Timing	
Figure 94:	Self Refresh Entry/Exit Timing	
Figure 95:	Active Power-Down Entry and Exit.	154
Figure 96:	Precharge Power-Down (Fast-Exit Mode) Entry and Exit	155
Figure 97:	Precharge Power-Down (Slow-Exit Mode) Entry and Exit	155
	Power-Down Entry After READ or READ with Auto Precharge (RDAP)	
	Power-Down Entry After WRITE	
Figure 100:	Power-Down Entry After WRITE with Auto Precharge (WRAP)	157
	REFRESH to Power-Down Entry	
Figure 102:	ACTIVATE to Power-Down Entry	158
	PRECHARGE to Power-Down Entry	
Figure 104:	MRS Command to Power-Down Entry	159
	Power-Down Exit to Refresh to Power-Down Entry	
Figure 106:	RESET Sequence	160
0	On-Die Termination	161
Figure 108:	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	
Figure 109:	Dynamic ODT: Without WRITE Command	165
	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	
	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	
Figure 112:	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	167





T. 440	а 1 орт	400
Figure 113:	Synchronous ODT	169
Figure 114:	Synchronous ODT (BC4)	170
Figure 115:	ODT During READs	172
Figure 116:	Asynchronous ODT Timing with Fast ODT Transition	174
	Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	
Figure 118:	Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	178
Figure 119:	Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	180
Figure 120:	Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	180



#### **List of Tables**

Table 1:	Key Timing Parameters	1
Table 2:	Addressing	
Table 3:	78-Ball FBGA – x4, x8 Ball Descriptions	18
Table 4:	82-Ball FBGA (x4, x8)	.20
Table 5:	96-Ball FBGA – x16 Ball Descriptions	22
Table 6:	Absolute Maximum Ratings	.27
Table 7:	Input/Output Capacitance	27
Table 8:	Thermal Characteristics	.28
Table 9:	Timing Parameters used for IDD Measurements - Clock Units	
Table 10:	IDDO Measurement Loop	.30
Table 11:	IDD1 Measurement Loop	
Table 12:	IDD Measurement Conditions for Power-Down Currents	
Table 13:	IDD2N and IDD3N Measurement Loop	.33
Table 14:	IDD2NT Measurement Loop	
Table 15:	IDD4R Measurement Loop	
Table 16:	IDD4W Measurement Loop	
Table 17:	IDD5B Measurement Loop	
Table 18:	IDD Measurement Conditions for IDD6, IDD6ET, and IDD8	
Table 19:	IDD7 Measurement Loop	
Table 20:	IDD Maximum Limits - Die Rev A	
Table 21:	IDD Maximum Limits - Die Rev D	
Table 22:	IDD Maximum Limits - Die Rev F	
Table 23:	DC Electrical Characteristics and Operating Conditions	
Table 24:	DC Electrical Characteristics and Input Conditions	
Table 25:	Input Switching Conditions	
Table 26:	Control and Address Pins	
Table 27:	Clock, Data, Strobe, and Mask Pins	
Table 28:	Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	
Table 29:	Allowed Time Before Ringback ( <sup>t</sup> DVAC) for CK - CK# and DQS - DQS#	
Table 30:	Single-Ended Input Slew Rate Definition	
Table 31:	Differential Input Slew Rate Definition	
Table 32:	On-Die Termination DC Electrical Characteristics	
Table 33:	RTT Effective Impedances	
Table 34:	ODT Sensitivity Definition	
Table 35:	ODT Temperature and Voltage Sensitivity	
Table 36:	ODT Timing Definitions	
Table 37:	Reference Settings for ODT Timing Measurements	.55
Table 38:	$34\Omega$ Driver Impedance Characteristics	.58
Table 39:	$34\Omega$ Driver Pull-Up and Pull-Down Impedance Calculations	58
Table 40:	34Ω Driver IOH/IOL Characteristics: $VDD = VDDQ = 1.5V$	.59
Table 41:	34 $\Omega$ Driver IOH/IOL Characteristics: VDD = VDDQ = 1.575V	.59
Table 42:	34 $\Omega$ Driver IOH/IOL Characteristics: VDD = VDDQ = 1.425V	
Table 43:	$34\Omega$ Output Driver Sensitivity Definition	
Table 44:	34Ω Output Driver Voltage and Temperature Sensitivity	
Table 45:	40 $\Omega$ Driver Impedance Characteristics	
Table 46:	$40\Omega$ Output Driver Sensitivity Definition	
Table 47:	40Ω Output Driver Voltage and Temperature Sensitivity	
Table 48:	Single-Ended Output Driver Characteristics	
Table 49:	Differential Output Driver Characteristics	
Table 50:	Single-Ended Output Slew Rate Definition	
Table 51:	Differential Output Slew Rate Definition	







Table 52:	DDR3-800 Speed Bins	66
Table 53:	DDR3-1066 Speed Bins	
Table 54:	DDR3-1333 Speed Bins	68
Table 55:	DDR3-1600 Speed Bins	
Table 57:	Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based	79
Table 58:	Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC175/DC100-Based	80
Table 59:	Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC150/DC100-Based	80
Table 60:	Minimum Required Time <sup>t</sup> VAC Above VIH(AC) for Valid Transition	81
Table 61:	Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based	
Table 62:	Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC175/DC100-Based	87
Table 63:	Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC150/DC100-Based	87
Table 64:	Required Time <sup>t</sup> VAC Above VIH(AC) (Below VIL[AC]) for Valid Transition	88
Table 65:	Truth Table - Command	
Table 66:	Truth Table - CKE	94
Table 67:	READ Command Summary	96
Table 68:	WRITE Command Summary	96
Table 69:	READ Electrical Characteristics, DLL Disable Mode	101
Table 70:	Write Leveling Matrix	104
Table 71:	Burst Order	113
Table 72:	MPR Functional Description of MR3 Bits	122
Table 73:	MPR Readouts and Burst Order Bit Mapping	123
Table 74:	Self Refresh Temperature and Auto Self Refresh Description	152
Table 75:	Self Refresh Mode Summary	
Table 76:	Command to Power-Down Entry Parameters	153
Table 77:	Power-Down Modes	
Table 78:	Truth Table - ODT (Nominal)	162
Table 79:	ODT Parameter	162
Table 80:	Dynamic ODT Specific Parameters	163
Table 81:	Mode Registers for Rtt_nom	164
Table 82:	Mode Registers for Rtt_wr	
Table 83:	Timing Diagrams for Dynamic ODT	164
Table 84:	Synchronous ODT Parameters	
Table 86:	ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period	176



## **State Diagram**

Figure 2: Simplified State Diagram



ACT = ACTIVATE

MPR = Multipurpose register

MRS = Mode register set

PDE = Power-down entry

PDX = Power-down exit

PRE = PRECHARGE

PREA = PRECHARGE ALL

READ = RD, RD\$4, RD\$8

READ AP = RDAP, RDAPS4, RDAPS8

REF = REFRESH

RESET = START RESET PROCEDURE

SRE = Self refresh entry

SRX = Self refresh exit

WRITE = WR, WRS4, WRS8

WRITE AP = WRAP, WRAPS4, WRAPS8

ZQCL = ZQ LONG CALIBRATION

ZQCS = ZQ SHORT CALIBRATION



## **Functional Description**

The DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

DDR3 SDRAM use READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

#### **Industrial Temperature**

The industrial temperature (IT) device requires the case temperature not exceed  $-40^{\circ}\text{C}$  or  $+95^{\circ}\text{C}$ . JEDEC specifications require the refresh rate to double when  $T_{C}$  exceeds  $+85^{\circ}\text{C}$ ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when the  $T_{C}$  is  $<0^{\circ}\text{C}$  or  $>+95^{\circ}\text{C}$ .

#### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document, and any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.



- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated herewithin is considered undefined, illegal, and not supported and can result in unknown operation.
- Row addressing is denoted as A[n:0] (2Gb: n = 13 [x16] and 2Gb: n = 14 [x4, x8]).



## **Functional Block Diagrams**

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 512 Meg x 4 Functional Block Diagram




Figure 4: 256 Meg x 8 Functional Block Diagram







Figure 5: 128 Meg x 16 Functional Block Diagram





# **Ball Assignments and Descriptions**

Figure 6: 78-Ball FBGA - x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	Vss	V <sub>DD</sub>	O NC				NF, NF/TDQS	# Vss	VDD
В	Vss	VssQ	DQ0				DM, DM/TDO		VDDQ
C	VDDQ	DQ2	DQS				DQ1	DQ3	VssQ
D	VssQ	NF, DQ6	DQS#				V <sub>DD</sub>	Vss	VssQ
Ε	VREFDQ		NF, DQ4					NF, DQ5	VDDQ
F	NC NC	Vss	RAS#				CK	Vss	O NC
G	ODT	V <sub>DD</sub>	CAS#				CK#	V <sub>DD</sub>	CKE
Н	NC NC	CS#	WE#				A10/AP	ZQ	O NC
J	Vss	BA0	BA2				NC NC	VREFCA	Vss
K		A3					A12/BC#		VSS
L	VDD		A0						
М	Vss	A5	A2				A1	A4	Vss
N	VDD	A7	A9				A11	A6	VDD
	Vss	RESET#	A13				A14	A8	Vss

- Notes: 1. Ball descriptions listed in Table 3 on page 18 are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.
  - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3 on page 18).



Figure 7: 82-Ball FBGA - x4, x8 Pin Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	O NC	Vss	V <sub>DD</sub>	O NC				NF, NF/TDQS	# Vss	V <sub>DD</sub>	O NC
В	IVC	Vss	VssQ	DQ0				DM,DM/TDQ	$\bigcirc$	VDDQ	140
C		VDDQ	DQ2	DQS				DQ1	DQ3	VssQ	
D		VssQ	NF, DQ6					VDD	Vss	VssQ	
E		VREFDQ	V <sub>DD</sub> Q	NF, DQ4				NF, DQ7		VodQ	
F		NC NC	VSS	RAS#				CK	Vss	NC NC	
G		ODT	V <sub>DD</sub>	CAS#				CK#	VDD	CKE	
Н		OD1	CS#	WE#				A10/AP	ZQ	NC NC	
J		Vss	BA0					NC NC	VREFCA		
Κ				BA2						Vss	
L		VDD	A3	A0				A12/BC#	BA1	VDD	
M		Vss	A5	A2				A1	A4	Vss	
N	O NC	VDD	A7 RESET#	A9 A13				A11 A14	A6 A8	VDD	O NC
			"								

- 1. Ball descriptions are listed Table 4 on page 20 as "x4, x8" if unique, otherwise x4, x8 are the same.
- 2. A comma separates the configuration, a slash defines a selectable function. Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 4 on page 20).



Figure 8: 96-Ball FBGA - x16 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	VDDQ	DQ13	DQ15				DQ12	VDDQ	Vss
В	VssQ	VDD	Vss				UDQ\$#	DQ14	VssQ
C	VDDQ	DQ11	DQ9				UDQS	DQ10	VDDQ
D	VssQ	VDDQ	UDM				DQ8	VssQ	VDD
Е	Vss	VssQ	DQ0				LDM	VssQ	VDDQ
F	VDDQ	DQ2	LDQS				DQ1	DQ3	VssQ
G	VssQ	DQ6	LDQS#				VDD	Vss	VssQ
Н	VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ
J	NC NC	Vss	RAS#				CK	Vss	O NC
K	ODT	VDD	CAS#				CK#	VDD	CKE
L	NC NC	CS#	WE#				A10/AP	ZQ	O NC
М	Vss	BA0	BA2				O NC	VREFCA	Vss
Ν	VDD	A3	A0				A12/BC#		VDD
Р	Vss	A5	A2				A1	A4	Vss
R	VDD	A7	A9				A11	A6	VDD
Т	Vss	RESET#	A13				NC	A8	Vss

- Notes: 1. Ball descriptions listed in Table 5 on page 22 are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.
  - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 5 on page 22).



Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions

Ball Assignments	Symbol	Туре	Description
K3, L7, L3, K2, L8, L2, M8, M2, N8, M3, H7, M7, K7, N3, N7	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10/AP, A11, A12/BC#, A13, A14	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to VREFCA. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop). See Table 65 on page 93.
J2, K8, J3	BA0, BA1, BA2	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to VREFCA.
F7, G7	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
G9	CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to VREFCA.
H2	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to VREFCA.
В7	DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to VREFDQ. DM has an optional use as TDQS on the x8.
G1	ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to VREFCA.
F3, G3, H3	RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to VREFCA.



#### Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions (continued)

Ball Assignments	Symbol	Туре	Description
N2	RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times \text{VDD}$ and DC LOW $\leq 0.2 \times \text{VDDQ}$ . RESET# assertion and desertion are asynchronous.
B3, C7, C2, C8	DQ0, DQ1, DQ2, DQ3	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to VREFDQ.
B3, C7, C2, C8, E3, E8, D2, E7	DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to VREFDQ.
C3, D3	DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
B7, A7	TDQS, TDQS#	Output	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
A2, A9, D7, G2, G8, K1, K9, M1, M9	Vdd	Supply	Power supply: 1.5V ±0.075V.
B9, C1, E2, E9	VddQ	Supply	<b>DQ power supply:</b> 1.5V ±0.075V. Isolated on the device for improved noise immunity.
J8	VREFCA	Supply	<b>Reference voltage for control, command, and address:</b> VREFCA must be maintained at all times (including self refresh) for proper device operation.
E1	VREFDQ	Supply	<b>Reference voltage for data:</b> VREFDQ must be maintained at all times (excluding self refresh) for proper device operation.
A1, A8, B1, D8, F2, F8, J1, J9, L1, L9, N1, N9	Vss	Supply	Ground.
B2, B8, C9, D1, D9	VssQ	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
H8	ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to VssQ.
A3, J7, F9, H1, F1, H9	NC	-	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
A7, D2, E3, E7, E8	NF	-	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].



Table 4: 82-Ball FBGA (x4, x8)

Ball Number	Symbol	Туре	Description
K4, L8, L4, K3, L9, L3, M9, M3, N9, M4, H8, M8, K8, N4, N8	A0, A1, A2, A3 A4, A5, A6, A7 A8, A9, A10/AP, A11, A12/BC# A13, A14	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to VREFCA. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop). See Table 65 on page 93.
J3, K9, J4	BA0, BA1, BA2	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to VREFCA.
F8, G8	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
G10	CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to VREFCA.
Н3	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to VREFCA.
B8	DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to VREFDQ. DM has an optional use as TDQS on the x8.
G2	ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to VREFCA.
F4, G4, H4	RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to VREFCA.



#### Table 4: 82-Ball FBGA (x4, x8) (continued)

Ball Number	Symbol	Туре	Description
N3	RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times \text{VDD}$ and DC LOW $\leq 0.2 \times \text{VDDQ}$ . RESET# assertion and desertion are asynchronous.
B4, C8, C3, C9	DQ0, DQ1, DQ2, DQ3	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to VREFDQ.
B4, C8, C3, C9, E4, E9, D3, E8	DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to VREFDQ.
C4, D4	DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
B8, A8	TDQS, TDQS#	Output	Termination data strobe: Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
A3, A10, D8, G3, G9, K2, K10, M2, M10	VDD	Supply	Power supply: 1.5V ±0.075V.
B10, C2, E3, E10	VDDQ	Supply	<b>DQ power supply:</b> 1.5V ±0.075V. Isolated on the device for improved noise immunity.
J9	VREFCA	Supply	<b>Reference voltage for control, command, and address:</b> VREFCA must be maintained at all times (including self refresh) for proper device operation.
E2	VREFDQ	Supply	Reference voltage for data: VREFDQ must be maintained at all times (excluding self refresh) for proper device operation.
A2, A9, B2, D9, F3, F9, J2, J10, L2, L10, N2, N10	Vss	Supply	Ground.
B3, B9, C10, D2, D10	VssQ	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
H9	ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to VssQ.
A1, A4, A11, F2, F10, H2, H10, J8, N1, N11	NC	-	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
A8, D3, E4, E8, E9	NF	-	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].



Table 5: 96-Ball FBGA - x16 Ball Descriptions

Ball Assignments	Symbol	Туре	Description
N3, P7, P3, N2, P8, P2, R8, R2, T8, R3, L7, R7, N7	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9 A10/AP, A11, A12/BC#, A13	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to VREFCA. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop). See Table 65 on page 93.
M2, N8, M3	BA0, BA1, BA2	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to VREFCA.
J7, K7	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
К9	CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to VREFCA.
L2	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to VREFCA.
E7	LDM	Input	Input data mask: LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to VREFDQ.
K1	ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to VREFCA.
J3, K3, L3	RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to VREFCA.




#### Table 5: 96-Ball FBGA - x16 Ball Descriptions (continued)

Ball Assignments	Symbol	Туре	Description
T2	RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times \text{VDD}$ and DC LOW $\leq 0.2 \times \text{VDDQ}$ . RESET# assertion and desertion are asynchronous.
D3	UDM	Input	Input data mask: UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to VREFDQ.
E3, F7, F2, F8, H3, H8, G2, H7	DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to VREFDQ.
D7, C3, C8, C2, A7, A2, B8, A3	DQ8, DQ9, DQ10, DQ11, DQ12, DQ13, DQ14, DQ15	I/O	<b>Data input/output:</b> Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to VREFDQ.
F3, G3	LDQS, LDQS#	I/O	<b>Lower byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
C7, B7	UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
B2, D9, G7, K2, K8, N1, N9, R1, R9	Vdd	Supply	<b>Power supply:</b> 1.5V ±0.075V.
A1, A8, C1, C9, D2, E9, F1, H2, H9	VddQ	Supply	<b>DQ power supply:</b> 1.5V ±0.075V. Isolated on the device for improved noise immunity.
M8	VREFCA	Supply	Reference voltage for control, command, and address: VREFCA must be maintained at all times (including self refresh) for proper device operation.
H1	VREFDQ	Supply	<b>Reference voltage for data:</b> VREFDQ must be maintained at all times (excluding self refresh) for proper device operation.
A9, B3, E1, G8, J2, J8, M1, M9, P1, P9, T1, T9	Vss	Supply	Ground.
B1, B9, D1, D8, E2, E8, F9, G1, G9	VssQ	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
L8	ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external $240\Omega$ resistor (RZQ), which is tied to VssQ.
J1, J9, L1, L9, M7, T7	NC	_	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).



# **Package Dimensions**


Figure 9: 78-Ball FBGA - x4, x8; "HX"



Notes: 1. All dimensions are in millimeters.




Figure 10: 82-Ball FBGA - x4, x8; "JE"



Notes: 1. All dimensions are in millimeters.



Figure 11: 96-Ball FBGA - x16; "HA"



Notes: 1. All dimensions are in millimeters.



## **Electrical Specifications**

#### **Absolute Ratings**

Stresses greater than those listed in Table 6 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 6: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Notes
VDD	VDD supply voltage relative to Vss	-0.4	1.975	V	1
VDDQ	VDD supply voltage relative to VssQ	-0.4	1.975	V	
VIN, VOUT	Voltage on any pin relative to Vss	-0.4	1.975	V	
T <sub>C</sub>	Operating case temperature	0	95	°C	2, 3
T <sub>STG</sub>	Storage temperature	-55	150	°C	

Notes:

- 1. VDD and VDDQ must be within 300mV of each other at all times, and VREF must not be greater than 0.6 × VDDQ. When VDD and VDDQ are less than 500mV, VREF may be ≤300mV.
- 2. MAX operating case temperature.  $T_C$  is measured in the center of the package (see Figure 12 on page 28).
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum  $T_{\mathbb{C}}$  during operation.

#### Input/Output Capacitance

Table 7: Input/Output Capacitance
Note 1 applies to the entire table

		DDR	DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		
Capacitance Parameters	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CK and CK#	Сск	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	pF	
ΔC: CK to CK#	CDCK	0	0.15	0	0.15	0	0.15	0	0.15	рF	
Single-end I/O: DQ, DM	Cio	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.3	рF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	CIO	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.3	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	CDDQs	0	0.2	0	0.2	0	0.15	0	0.15	pF	3
ΔC: DQ to DQS	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	рF	4
Inputs (CTRL, CMD, ADDR)	Cı	0.75	1.4	0.75	1.35	0.75	1.3	0.75	1.3	pF	5
ΔC: CTRL to CK	CDI_CTRL	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	6
ΔC: CMD_ADDR to CK	CDI_CMD_ADDR	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	рF	7

Notes: 1.  $VDD = +1.5V \pm 0.075mV$ , VDDQ = VDD, VREF = VSS, f = 100 MHz,  $T_C = 25$ °C.  $VOUT(DC) = 0.5 \times VDDQ$ , VOUT (peak-to-peak) = 0.1V.

- 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 3. Includes TDQS, TDQS#. CDDQs is for DQS vs. DQS# and TDQS vs. TDQS# separately.
- 4.  $CDIO = CIO(DQ) 0.5 \times (CIO[DQS] + CIO[DQS#])$ .
- 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
- 6.  $CDI\_CTRL = CI (CTRL) 0.5 \times (CCK [CK] + CCK [CK#]).$
- 7.  $CDI\_CMD\_ADDR = CI (CMD\_ADDR) 0.5 \times (CCK [CK] + CCK [CK#]).$




## **Thermal Characteristics**

#### **Table 8: Thermal Characteristics**

Parameter/Condition		Value	Units	Symbol	Notes
Operating case temperature		0 to 85	°C	T <sub>C</sub>	1, 2, 3
		0 to 95	°C	T <sub>C</sub>	1, 2, 3, 4
Junction-to-case (TOP)	78-ball "HX"	TBD	°C/W	ΘJC	5
	82-ball "JE"	1.6			
	96-ball "HA"	TBD			

- 1. MAX operating case temperature. T<sub>C</sub> is measured in the center of the package (see Figure 12).
- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum  $T_{\rm C}$  during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.
- 4. If  $T_C$  exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9 $\mu$ s interval refresh rate. The use of SRT or ASR (if available) must be enabled.
- 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

Figure 12: Thermal Measurement Point





# **Electrical Specifications - IDD Specifications and Conditions**

Within the following Idd measurement tables (Table 9 through Table 19), the following definitions and conditions are used, unless stated otherwise:

- LOW:  $VIN \le VIL(AC)$  MAX; HIGH:  $VIN \ge VIH(AC)$  MIN
- Mid-level: Inputs are VREF = VDD/2
- RON set to RZQ/7, that is,  $34\Omega$
- RTT\_NOM set to RZQ/6, that is,  $40\Omega$
- RTT\_WR set to RZQ/2, that is,  $120\Omega$
- QOFF is enabled in MR1
- ODT is enabled in MR1 (RTT\_NOM) and MR2 (RTT\_WR)
- TDQS is disabled in MR1
- External DQ/DQS/DM load resister is 25Ω to VDDQ/2
- · Burst lengths are BL8 fixed
- AL equals 0 (except in IDD7)
- IDD specifications are tested after the device is properly initialized
- Input slew rate is specified by AC parametric test conditions
- Optional ASR is disabled
- READ burst type uses nibble sequential (MR0 [3] 0)
- · Loop patterns must be executed at least once prior to current measurements begin

Table 9: Timing Parameters used for IDD Measurements - Clock Units

		DDR:	3-800	DDR3	DDR3-1066		3-1333	DDR3		
		-25E	-25	-187E	-187	-15E	-15	-125E	-125	
IDD Parameter		5-5-5	6-6-6	7-7-7	8-8-8	9-9-9	10-10-10	10-10-10	11-11-11	Units
tCK (MIN) I	OD	2	.5	1.8	375		1.5	1.25		ns
CL IDD		5	6	7	8	9	10	10 11		CK
<sup>t</sup> RCD (MIN) IDD		5	6	7	8	9	10	10	11	CK
<sup>t</sup> RC (MIN) I	<sup>t</sup> RC (MIN) IDD		21	27	28	33	34	38	39	CK
<sup>t</sup> RAS (MIN)	IDD	15	15	20	20	24	24	28	28	CK
<sup>t</sup> RP (MIN)		5	6	7	8	9	10	10	11	CK
<sup>t</sup> FAW	x4, x8	16	16	20	20	20	20	24	24	CK
	x16	20	20	27	27	30	30	32	32	CK
<sup>t</sup> RRD Idd	x4, x8	4	4	4	4	4	4	5	5	CK
	x16	4	4	6	6	5	5	6	6	CK
<sup>t</sup> RFC	2Gb	64	64	86	86	107	107	128	128	CK

Table 10: **IDDO Measurement Loop** 

CK, CK#	СКЕ	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	орт	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	-
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Rep	eat cy	cles 1	throu	gh 4 ւ	until <i>r</i>	RAS -	1, tru	ncate	if nee	eded	
			<i>n</i> RAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		0			Repeat cycles 1 through 4 until nRC - 1, truncate if needed											
		U	<i>n</i> RC	ACT	0	0	1	1	0	0	0	0	0	F	0	-
			<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	-
	_		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	-
ng	16		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	-
Toggling	Static HIGH		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
Loc	tat			•	ycles r	RC +	1 thro	ugh <i>n</i>	RC + 4	4 unti	I nRC	1 + r	RAS -	1, trui	ncate	if needed
	S		nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	-
				Repe	at cyc	les <i>n</i> R		`	_		until 2			uncat	e if ne	eeded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 4			
		5	10 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 5			
		6	12 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	14 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQs, DQS, DQS# are mid-level.
  - 2. DM is LOW.
  - 3. Only selected bank (single) active.

Table 11: **IDD1 Measurement Loop** 

CK, CK#	СКЕ	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	-
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>n</i>	RCD -	1, tru	ncate	if nee	eded	
			<i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>r</i>	RAS -	1, tru	ncate	if nee	eded	
			<i>n</i> RAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		0			Rep	eat cy	cles 1	throu	ıgh 4	until	nRC -	1, trur	ncate	if nee	ded	
		U	<i>n</i> RC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
			<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
	_		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	161		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
Toggling	Static HIGH		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
Toç	tati			Repeat	cycles	nRC +	1 thr	ough	nRC +	4 unt	il <i>n</i> RC	+ <i>n</i> R(	CD - 1	, trun	cate if	needed
	S		<i>n</i> RC + <i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				•	cycles		1 thr	ough		4 un		+ <i>n</i> R	AS - 1		cate if	needed
			nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cycl	e <i>n</i> RC								uncat	e if ne	eeded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	A[2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 4			
		5	10 × <i>n</i> RC	Repeat sub-loop 0, use BA[2:0] = 5												
		6	12 × <i>n</i> RC	Repeat sub-loop 0, use BA[2:0] = 6												
		7	14 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQs, DQS, DQS# are mid-level unless driven as required by the READ (RD) command.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. Only selected bank (single) active.

# 2Gb: x4, x8, x16 DDR3 SDRAM Electrical Specifications – IDD Specifications and Conditions

**Table 12:** IDD Measurement Conditions for Power-Down Currents

Name	IDD2P0 Precharge Power-Down Current (Slow Exit) <sup>1</sup>	IDD2P1 Precharge Power-Down Current (Fast Exit) <sup>1</sup>	IDD2Q Precharge Quiet Standby Current	IDD3P Active Power- Down Current
Timing pattern	n/a	n/a	n/a	n/a
CKE	LOW	LOW	HIGH	LOW
External clock	Toggling	Toggling	Toggling	Toggling
<sup>t</sup> CK	<sup>t</sup> CK (MIN) Idd	<sup>t</sup> CK(MIN) IDD	<sup>t</sup> CK(MIN) IDD	<sup>t</sup> CK (MIN) Idd
<sup>t</sup> RC	n/a	n/a	n/a	n/a
<sup>t</sup> RAS	n/a	n/a	n/a	n/a
<sup>t</sup> RCD	n/a	n/a	n/a	n/a
<sup>t</sup> RRD	n/a	n/a	n/a	n/a
<sup>t</sup> RC	n/a	n/a	n/a	n/a
CL	n/a	n/a	n/a	n/a
AL	n/a	n/a	n/a	n/a
CS#	HIGH	HIGH	HIGH	HIGH
Command inputs	LOW	LOW	LOW	LOW
Row/column addr	LOW	LOW	LOW	LOW
Bank addresses	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Mid-level	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT <sup>2</sup>	Enabled, off	Enabled, off	Enabled, off	Enabled, off
Burst length	8	8	8	8
Active banks	None	None	None	All
Idle banks	All	All	All	None
Special notes	n/a	n/a	n/a	n/a

- 1. MR0[12] defines DLL on/off behavior during precharge power-down only; DLL on (fast exit, MR0[12] = 1) and DLL off (slow exit, MR0[12] = 0).
- 2. "Enabled, off" means the MR bits are enabled, but the signal is LOW.

IDD2N and IDD3N Measurement Loop Table 13:

CK, CK#	CKE	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	D 1 0 0 0 0 0 0 0 0 0 0 -								_			
		0	1	D	D 1 0 0 0 0 0 0 0 0 0 0 -											
		U	2	D#	D# 1 1 1 1 0 0 0 0 F 0 -								-			
			3	D#	D# 1 1 1 1 0 0 0 0 F 0 -								-			
	ェ	1	4–7				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 1			
ling	HIGH	2	8–11				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 2			
Toggling	Static	3	12–15				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 3			
	St	4	16–19				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 4			
		5	20–23	Repeat sub-loop 0, use BA[2:0] = 5												
		6	24–27	Repeat sub-loop 0, use BA[2:0] = 6												
		7	28–31	Repeat sub-loop 0, use BA[2:0] = 7												

- Notes: 1. DQs, DQS, DQS# are mid-level.
  - 2. DM is LOW.
  - 3. All banks closed during IDDD2N, all banks open during IDD3N.

Table 14: **IDD2NT Measurement Loop** 

CK, CK#	СКЕ	Sub-loop	Cycle Number	Command	CS#	RAS#	cAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D 1 0 0 0 0 0 0 0 0 0 0 -												
		0	1	D												
		U	2	D#	D# 1 1 1 0 0 0 0 F 0 -											
			3	D# 1 1 1 0 0 0 0 F 0 -												
	Т	1	4–7		Repeat sub-loop 0, use BA[2:0] = 1; ODT = 0											
ling	нівн	2	8–11			Re	epeat	sub-lo	op 0,	use B	A[2:0]	= 2; (	DDT =	1		
Toggling	Static	3	12–15			Re	epeat	sub-lo	op 0,	use B	A[2:0]	= 3; (	DDT =	1		
'	St	4	16–19			Re	epeat	sub-lo	op 0,	use B	A[2:0]	= 4; (	DDT =	0		
		5	20–23	Repeat sub-loop 0, use BA[2:0] = 5; ODT = 0												
		6	24–27	Repeat sub-loop 0, use BA[2:0] = 6; ODT = 1												
		7	28–31	Repeat sub-loop 0, use BA[2:0] = 7; ODT = 1												

- Notes: 1. DQs, DQS, DQS# are mid-level.
  - 2. DM is LOW.
  - 3. All banks closed.

Table 15: **IDD4R Measurement Loop** 

CK, CK#	CKE	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	орт	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
			0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D#	1	1	1	1	0	0	0	0	0	0	0	-
		0	3	D#	1	1	1	1	0	0	0	0	0	0	0	_
		U	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	0	0	0	F	0	_
	_		6	D#	1	1	1	1	0	0	0	0	0	F	0	_
ng	HIGH		7	D# 1 1 1 1 0 0 0 0 F 0 -							_					
Toggling	tic H	1	8–15				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 1			
12	Static	2	16–23				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 3			
		4	32–39	Repeat sub-loop 0, use BA[2:0] = 4												
		5	40–47	Repeat sub-loop 0, use BA[2:0] = 5												
		6	48–55	Repeat sub-loop 0, use BA[2:0] = 6												
		7	56-63	Repeat sub-loop 0, use BA[2:0] = 7												

- Notes: 1. DQs, DQS, DQS# are mid-level when not driving in burst sequence.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. All banks open.

Table 16: IDD4W Measurement Loop

CK, CK#	СКЕ	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
			0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	0	0	0	0	0	_
			2	D#	1	1	1	1	1	0	0	0	0	0	0	_
		0	3	D#	1	1	1	1	1	0	0	0	0	0	0	_
		U	4	WR	0	1	0	0	1	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	0	0	0	F	0	_
	_		6	D#	1	1	1	1	1	0	0	0	0	F	0	_
ng	HIGH		7	D#	1	1	1	1	1	0	0	0	0	F	0	_
Toggling	tic H	1	8–15				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 1			
12	Static	2	16–23				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 3			
		4	32–39	Repeat sub-loop 0, use BA[2:0] = 4												
		5	40–47	Repeat sub-loop 0, use BA[2:0] = 5												
		6	48–55	Repeat sub-loop 0, use BA[2:0] = 6												
		7	56-63	Repeat sub-loop 0, use BA[2:0] = 7												

- 1. DQs, DQS, DQS# are mid-level when not driving in burst sequence.
- 2. DM is LOW.
- 3. Burst sequence is driven on each DQ signal by the WRITE (WR) command.
- 4. All banks open.



Table 17: IDD5B Measurement Loop

CK, CK#	CKE	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	_
			1	D	D 1 0 0 0 0 0 0 0 0 0 -							-				
		1a	2	D								-				
		1a	3	D#	D# 1 1 1 1 0 0 0 0 F 0 -								-			
			4	D# 1 1 1 1 0 0 0 0 F 0 -												
	ェ	1b	5–8	Repeat sub-loop 1a, use BA[2:0] = 1												
ling	HIGH	1c	9–12		Repeat sub-loop 1a, use BA[2:0] = 2											
Toggling	Static	1d	13–16				Rep	oeat su	ab-loc	p 1a,	use B	4[2:0]	= 3			
	St	1e	17–20				Rep	oeat su	ıb-loc	р 1а,	use B	4[2:0]	= 4			
		1f	21–24	Repeat sub-loop 1a, use BA[2:0] = 5												
		1g	25–28	Repeat sub-loop 1a, use BA[2:0] = 6												
		1h	29-32	Repeat sub-loop 1a, use BA[2:0] = 7												
		2	33– <i>n</i> RFC - 1	Repeat sub-loop 1a through 1h until nRFC - 1, truncate if needed												

Notes: 1. DQs, DQS, DQS# are mid-level.

2. DM is LOW.

Table 18: IDD Measurement Conditions for IDD6, IDD6ET, and IDD8

IDD Test	IDD6: Self Refresh Current Normal Temperature Range T <sub>C</sub> = 0°C to 85°C	IDD6ET: Self Refresh Current Extended Temperature Range T <sub>C</sub> = 0°C to 95°C	IDD8: Reset <sup>2</sup>
CKE	LOW	LOW	Mid-level
External clock	Off, CK and CK# = LOW	Off, CK and CK# = LOW	Mid-level
<sup>t</sup> CK	n/a	n/a	n/a
<sup>t</sup> RC	n/a	n/a	n/a
<sup>t</sup> RAS	n/a	n/a	n/a
<sup>t</sup> RCD	n/a	n/a	n/a
<sup>t</sup> RRD	n/a	n/a	n/a
<sup>t</sup> RC	n/a	n/a	n/a
CL	n/a	n/a	n/a
AL	n/a	n/a	n/a
CS#	Mid-level	Mid-level	Mid-level
Command inputs	Mid-level	Mid-level	Mid-level
Row/column addresses	Mid-level	Mid-level	Mid-level
Bank addresses	Mid-level	Mid-level	Mid-level
Data I/O	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Mid-level
ODT <sup>1</sup>	Enabled, mid-level	Enabled, mid-level	Mid-level
Burst length	n/a	n/a	n/a

# 2Gb: x4, x8, x16 DDR3 SDRAM Electrical Specifications – IDD Specifications and Conditions

#### Table 18: IDD Measurement Conditions for IDD6, IDD6ET, and IDD8

IDD Test	IDD6: Self Refresh Current Normal Temperature Range T <sub>C</sub> = 0°C to 85°C	IDD6ET: Self Refresh Current Extended Temperature Range T <sub>C</sub> = 0°C to 95°C	IDD8: Reset <sup>2</sup>
Active banks	n/a	n/a	None
Idle banks	n/a	n/a	All
SRT	disabled (normal)	enabled (extended)	n/a
ASR	disabled	disabled	n/a

- 1. Enabled, mid-level" means the MR command is enabled, but the signal is mid-level.
- 2. During a cold boot RESET (initialization), the current reading is valid once power is stable and RESET has been LOW for 1ms; during a warm boot RESET (while operating), the current reading is valid after RESET has been LOW for 200ns + <sup>t</sup>RFC.



**Table 19: IDD7 Measurement Loop** 

																1
CK, CK#	СКЕ	Sub-loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	орт	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
		0	0	ACT	0	0	1	1	0	0	0	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	0	0	0	0	0	-
			3					Rep	eat cy	/cle 2	until	<i>n</i> RRD	- 1			
		1	<i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	F	0	-
			<i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
			<i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	-
			<i>n</i> RRD + 3				Rep	eat cy	cle <i>n</i> F	RRD +	2 unt	il 2 ×	nRRD	) - 1		
		2	2 × <i>n</i> RRD				R	epea	t sub-	loop (	), use	BA[2:	:0] = 2	2		
		3	3 × <i>n</i> RRD	$3 \times nRRD$ Repeat sub-loop 1, use BA[2:0] = 3												
		4	4 × <i>n</i> RRD	D	1	0	0	0	0	3	0	0	0	F	0	-
			4 × <i>n</i> RRD + 1	Repeat cycle 4 × nRRD until nFAW - 1, if needed												
		5	<i>n</i> FAW				R	epeat	t sub-	loop (	), use	BA[2:	:0] = 4	ļ		
		6	<i>n</i> FAW + <i>n</i> RRD				F	Repea	t sub-	loop	1 use	BA[2:	0] = 5			
		7	<i>n</i> FAW + 2 × <i>n</i> RRD				R	epeat	t sub-	loop (	), use	BA[2:	:0] = 6	)		
		8	<i>n</i> FAW + 3 × <i>n</i> RRD				F	Repea	t sub-	loop	1 use	BA[2:	0] = 7	1		
б	H	9	<i>n</i> FAW + 4 × <i>n</i> RRD	D	1	0	0	0	0	7	0	0	0	F	0	-
Toggling	Static HIGH		<i>n</i> FAW + 4 × <i>n</i> RRD + 1		Rep	oeat c	ycle <i>r</i>	rFAW	+ 4 ×	<i>n</i> RRD	until	2 × r	FAW	- 1, if	need	ed
) Sign	tic	10	2 × <i>n</i> FAW	ACT	0	0	1	1	0	0	0	0	0	F	0	-
۲	Sta		2 × <i>n</i> FAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
			2 × <i>n</i> FAW + 2	D	1	0	0	0	0	0	0	0	0	F	0	-
			2 × <i>n</i> FAW + 3			Repe	at cyc	le 2 ×	<i>n</i> FA\	V + 2	until	2 × n	AW +	- <i>n</i> RRI	D - 1	
		11	2 × <i>n</i> FAW + <i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	0	0	-
			2 × <i>n</i> FAW + <i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000
			2 × <i>n</i> FAW + <i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	0	0	-
			2 × <i>n</i> FAW + <i>n</i> RRD + 3		Repe	at cyc	le 2 ×	<i>n</i> FAV	V + <i>n</i> F	RRD +	2 unt	il 2 ×	<i>n</i> FAV	V + 2 :	× <i>n</i> RR	D - 1
		12	$2 \times nFAW + 2 \times nRRD$				R	epeat	sub-l	oop 1	0, use	BA[2	2:0] =	2		
		13	$2 \times nFAW + 3 \times nRRD$					epeat								
		14	$2 \times nFAW + 4 \times nRRD$	D	1	0	0	0	0	3	0	0	0	0	0	
			2 × <i>n</i> FAW + 4 × <i>n</i> RRD + 1		Repe	at cyc	le 2 ×	: nFA\	V + 4	× nRF	RD un	til 3 ×	nFA\	V - 1,	if nee	eded
		15	3 × nFAW					epeat		•						
		16	3 × <i>n</i> FAW + <i>n</i> RRD			-		epeat								
		17	$3 \times nFAW + 2 \times nRRD$	Repeat sub-loop 10, use BA[2:0] = 6												
		18	$3 \times nFAW + 3 \times nRRD$				R	epeat	sub-l	oop 1	1 use	BA[2	:0] =	7		
		19	$3 \times nFAW + 4 \times nRRD$	D	1	0	0	0	0	7	0	0	0	0	0	
			$3 \times nFAW + 4 \times nRRD + 1$		Repe	at cyc	le 3 ×	nFA\	V + 4	× nRF	≀D un	til 4 ×	nFA\	V - 1,	if nee	eded

- Notes: 1. DQs, DQS, DQS# are mid-level unless driven as required by the RD command.
  - 2. DM is LOW.
  - 3. Burst sequence is driven on each DQ signal by the RD command.
  - 4. AL = CL 1.



# **Electrical Characteristics - IDD Specifications**

IDD values are for full operating range of voltage and temperature unless otherwise noted.

Table 20: IDD Maximum Limits - Die Rev A

Speed B	in						
IDD	Width	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	Notes
IDD0	х4	75	90	100	TBD	mA	1, 2
	x8	100	120	130	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD1	х4	100	115	130	TBD	mA	1, 2
	x8	115	135	155	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD2P0 (slow)	All	12	12	12	TBD	mA	1, 2
IDD2P1 (fast)	All	30	35	40	TBD	mA	1, 2
IDD2Q	All	55	65	75	TBD	mA	1, 2
IDD2N	All	60	70	80	TBD	mA	1, 2
IDD2NT	x4, x8	75	90	100	TBD	mA	1, 2
	x16	85	105	115	TBD	mA	1, 2
IDD3P	All	50	55	65	TBD	mA	1, 2
IDD3N	x4, x8	70	80	95	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD4R	х4	175	200	230	TBD	mA	1, 2
	x8	195	225	255	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD4W	х4	225	255	285	TBD	mA	1, 2
	x8	260	295	330	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD5B	All	275	290	305	TBD	mA	1, 2
IDD6	All	9	9	9	TBD	mA	1, 2, 3
IDD6ET	All	12	12	12	TBD	mA	2, 4
IDD7	х4	320	345	415	TBD	mA	1, 2
	x8	400	430	460	TBD	mA	1, 2
	x16	n/a	n/a	n/a	n/a	mA	1, 2
IDD8	All	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	mA	1, 2

- 1.  $T_C = 85$ °C; SRT and ASR are disabled.
- 2. Enabling ASR could increase IDDx by up to an additional 2mA.
- 3. Restricted to  $T_C$  (MAX) = 85°C.
- 4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.
- 5. The IDD values must be derated (increased) on IT-option devices when operated outside of the range  $0^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq 85^{\circ}\text{C}$ :
  - 5a. When  $T_C < 0^{\circ}C$ : IDD2P and IDD3P must be derated by 4%; IDD4R and IDD5W must be derated by 2%; and IDD6 and IDD7 must be derated by 7%
  - 5b. When  $T_C > 85^{\circ}\text{C}$ : IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5W must be derated by 2%; IDD2Px must be derated by 30%; and IDD6 must be derated by 80%.



Table 21: IDD Maximum Limits - Die Rev D

Speed Bin							
IDD	Width	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	Notes
IDD0	x4	60	70	80	TBD	mA	1, 2
	x8	70	80	90	TBD	mA	1, 2
	x16	90	105	120	TBD	mA	1, 2
IDD1	х4	80	90	105	TBD	mA	1, 2
	x8	85	100	115	TBD	mA	1, 2
	x16	115	130	150	TBD	mA	1, 2
IDD2P0 (slow)	All	12	12	12	TBD	mA	1, 2
IDD2P1 (fast)	All	30	30	35	TBD	mA	1, 2
IDD2Q	All	45	55	65	TBD	mA	1, 2
IDD2N	All	45	55	65	TBD	mA	1, 2
IDD2NT	x4, x8	60	75	85	TBD	mA	1, 2
	x16	70	90	100	TBD	mA	1, 2
IDD3P	All	35	40	45	TBD	mA	1, 2
IDD3N	x4, x8	50	60	75	TBD	mA	1, 2
	x16	50	60	75	TBD	mA	1, 2
IDD4R	х4	115	150	190	TBD	mA	1, 2
	x8	125	160	200	TBD	mA	1, 2
	x16	180	245	290	TBD	mA	1, 2
IDD4W	х4	145	185	225	TBD	mA	1, 2
	x8	155	200	240	TBD	mA	1, 2
	x16	215	280	335	TBD	mA	1, 2
IDD5B	All	225	245	255	TBD	mA	1, 2
IDD6	All	9	9	9	TBD	mA	1, 2, 3
IDD6ET	All	12	12	12	TBD	mA	2, 4
IDD7	x4	260	290	350	TBD	mA	1, 2
	x8	290	320	365	TBD	mA	1, 2
	x16	340	390	445	TBD	mA	1, 2
IDD8	All	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	mA	1, 2

- 1.  $T_C = 85$ °C; SRT and ASR are disabled.
- 2. Enabling ASR could increase IDDx by up to an additional 2mA.
- 3. Restricted to  $T_C$  (MAX) = 85°C.
- 4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.
- 5. The IDD values must be derated (increased) on IT-option devices when operated outside of the range  $0^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq 85^{\circ}\text{C}$ :
  - 5a. When  $T_C < 0^{\circ}C$ : IDD2P and IDD3P must be derated by 4%; IDD4R and IDD5W must be derated by 2%; and IDD6 and IDD7 must be derated by 7%
  - 5b. When  $T_C > 85^{\circ}\text{C}$ : IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5W must be derated by 2%; IDD2Px must be derated by 30%; and IDD6 must be derated by 80%.



**IDD Maximum Limits - Die Rev F** Table 22:

Speed Bin							
IDD	Width	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	Notes
IDD0	x4	60	70	80	TBD	mA	1, 2
	х8	70	80	90	TBD	mA	1, 2
IDD1	х4	80	90	105	TBD	mA	1, 2
	x8	85	100	115	TBD	mA	1, 2
IDD2P0 (slow)	All	12	12	12	TBD	mA	1, 2
IDD2P1 (fast)	All	30	30	35	TBD	mA	1, 2
IDD2Q	All	45	55	65	TBD	mA	1, 2
IDD2N	All	45	55	65	TBD	mA	1, 2
IDD2NT	All	60	75	85	TBD	mA	1, 2
IDD3P	All	35	40	45	TBD	mA	1, 2
IDD3N	All	50	60	75	TBD	mA	1, 2
IDD4R	x4	115	150	190	TBD	mA	1, 2
	x8	125	160	200	TBD	mA	1, 2
IDD4W	x4	145	185	225	TBD	mA	1, 2
	х8	155	200	240	TBD	mA	1, 2
IDD5B	All	225	245	255	TBD	mA	1, 2
IDD6	All	9	9	9	TBD	mA	1, 2, 3
IDD6ET	All	12	12	12	TBD	mA	2, 4
IDD7	х4	260	290	350	TBD	mA	1, 2
	х8	290	320	365	TBD	mA	1, 2
IDD8	All	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	IDD2P + 2mA	mA	1, 2

- Notes: 1.  $T_C = 85^{\circ}C$ ; SRT and ASR are disabled.
  - 2. Enabling ASR could increase IDDx by up to an additional 2mA.
  - 3. Restricted to  $T_C$  (MAX) = 85°C.
  - 4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.
  - 5. The IDD values must be derated (increased) on IT-option devices when operated outside of the range  $0^{\circ}C \leq T_C \leq 85^{\circ}C$ :
    - 5a. When  $T_C < 0$ °C: IDD2P and IDD3P must be derated by 4%; IDD4R and IDD5W must be derated by 2%; and IDD6 and IDD7 must be derated by 7%
    - 5b. When  $T_C > 85$ °C: IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5W must be derated by 2%; IDD2Px must be derated by 30%; and IDD6 must be derated by 80%.



## **Electrical Specifications - DC and AC**

#### **DC Operating Conditions**

#### **Table 23: DC Electrical Characteristics and Operating Conditions**

All voltages are referenced to Vss

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	Vdd	1.425	1.5	1.575	V	1, 2
I/O supply voltage	VDDQ	1.425	1.5	1.575	V	1, 2
Input leakage current Any input $0V \le VIN \le VDD$ , VREF pin $0V \le VIN \le 1.1V$ (All other pins not under test = $0V$ )	lı	-2	_	2	μΑ	
VREF supply leakage current VREFDQ = VDD/2 or VREFCA = VDD/2 (All other pins not under test = 0V)	IVREF	-1	_	1	μΑ	3, 4

Notes:

- 1. VDD and VDDQ must track one another. VDDQ must be less than or equal to VDD. Vss = VssQ.
- VDD and VDDQ may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0Hz to 250 kHz) specifications. VDD and VDDQ must be at same level for valid AC timing parameters.
- 3. VREF (see Table 24).
- 4. The minimum limit requirement is for testing purposes. The leakage current on the VREF pin should be minimal

#### **Input Operating Conditions**

Table 24: DC Electrical Characteristics and Input Conditions

All voltages are referenced to Vss

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
VIN low; DC/commands/address busses	VIL	Vss	n/a	See Table 23	V	
VIN high; DC/commands/address busses	VIH	See Table 23	n/a	Vdd	V	
Input reference voltage command/address bus	VREFCA(DC)	0.49 × VDD	$0.5 \times V_{DD}$	0.51 × VDD	V	1, 2
I/O reference voltage DQ bus	VrefDQ(dc)	0.49 × VDD	$0.5 \times V_{DD}$	0.51 × VDD	V	2, 3
I/O reference voltage DQ bus in SELF REFRESH	VrefDQ(sr)	Vss	$0.5 \times V_{DD}$	Vdd	V	4
Command/address termination voltage (system level, not direct DRAM input)	VTT	-	0.5 × VDDQ	-	V	5

- 1. VREFCA(DC) is expected to be approximately  $0.5 \times \text{VDD}$  and to track variations in the DC level. Externally generated peak noise (noncommon mode) on VREFCA may not exceed  $\pm 1\% \times \text{VDD}$  around the VREFCA(DC) value. Peak-to-peak AC noise on VREFCA should not exceed  $\pm 2\%$  of VREFCA(DC).
- 2. DC values are determined to be less than 20 MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20 MHz in frequency.
- 3. VREFDQ(DC) is expected to be approximately 0.5 × VDD and to track variations in the DC level. Externally generated peak noise (noncommon mode) on VREFDQ may not exceed ±1% × VDD around the VREFDQ(DC) value. Peak-to-peak AC noise on VREFDQ should not exceed ±2% of VREFDQ(DC).
- 4. VREFDQ(DC) may transition to VREFDQ(SR) and back to VREFDQ(DC) when in SELF REFRESH, within restrictions outlined in the SELF REFRESH section.
- 5. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors. MIN and MAX values are system-dependent.




**Table 25: Input Switching Conditions** 

Parameter/Condition	Symbol	DDR3-800 DDR3-1066	DDR3-1333 DDR3-1600	Units
	Command and	Address		
Input high AC voltage: Logic 1	VIH(AC175) MIN	+175	175	mV
Input high AC voltage: Logic 1	Vih(ac150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH(DC100) MIN	+100	+100	mV
Input low DC voltage: Logic 0	VIL(DC100) MAX	-100	-100	mV
Input low AC voltage: Logic 0	VIL(AC150) MAX	-150	-150	mV
Input low AC voltage: Logic 0	VIL(AC175) MAX	-175	<b>-</b> 175	mV
	DQ and D	DM		
Input high AC voltage: Logic 1	Vih(ac175) MIN	+175	-	mV
Input high AC voltage: Logic 1	Vih(ac150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH(DC100) MIN	+100	+100	mV
Input low DC voltage: Logic 0	VIL(DC100) MAX	-100	-100	mV
Input low AC voltage: Logic 0	VIL(AC150) MAX	-150	-150	mV
Input low AC voltage: Logic 0	VIL(AC)175 MAX	-175	-	mV

- 1. All voltages are referenced to VREF. VREF is VREFCA for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. VREF is VREFDQ for DQ and DM inputs.
- 2. Input setup timing parameters (<sup>t</sup>IS and <sup>t</sup>DS) are referenced at VIL(AC)/VIH(AC), not VREF(DC).
- 3. Input hold timing parameters (<sup>t</sup>IH and <sup>t</sup>DH) are referenced at VIL(DC)/VIH(DC), not VREF(DC).
- 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).



Figure 13: Input Signal



Notes: 1. Numbers in diagrams reflect nominal values.

## **AC Overshoot/Undershoot Specification**

Table 26: Control and Address Pins

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600
Maximum peak amplitude allowed for overshoot area (see Figure 14 on page 45)	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15 on page 45)	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above VDD (see Figure 14 on page 45)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns
Maximum undershoot area below Vss (see Figure 15 on page 45)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns



Table 27: Clock, Data, Strobe, and Mask Pins

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600
Maximum peak amplitude allowed for overshoot area (see Figure 14 on page 45)	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15 on page 45)	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above VDD/VDDQ (see Figure 14 on page 45)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns
Maximum undershoot area below Vss/VssQ (see Figure 15 on page 45)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns

Figure 14: Overshoot





Figure 15: Undershoot





Differential Input Operating Conditions (CK, CK# and DQS, DQS#) Table 28:

Parameter/Condition	Symbol	Min	Max	Units	Notes
Differential input voltage logic high - slew	VIHDIFF(AC)slew	+200	n/a	mV	4
Differential input voltage logic low - slew	VILDIFF(AC)slew	n/a	-200	mV	4
Differential input voltage logic high	VIHDIFF(AC)	2 × (VIH(AC)-VREF)	Vdd/VddQ	mV	5
Differential input voltage logic low	VILDIFF(AC)	Vss/VssQ	2 × (VREF - VIL(AC))	mV	6
Differential input crossing voltage relative to VDD/2 for DQS, DQS#; CK, CK#	Vıx	VREF(DC) - 150	VREF(DC) + 150	mV	7
Differential input crossing voltage relative to VDD/2 for CK, CK#	Vıx (175)	VREF(DC) - 175	VREF(DC) + 175	mV	7, 8
Single-ended high level for strobes	Vshe	VDDQ/2 + VIH(AC)	VDDQ	mV	5
Single-ended high level for CK, CK#	A 2HF	VDD/2 + VIH(AC)	Vdd	mV	5
Single-ended low level for strobes	VSEL	VssQ	VDDQ/2 - VIL(AC)	mV	6
Single-ended low level for CK, CK#	V SEL	Vss	VDD/2 - VIL(AC)	mV	6

- Notes: 1. Clock is referenced to VDD and Vss. Data strobe is referenced to VDDQ and VssQ.
  - 2. Reference is VREFCA(DC) for clock and for VREFDQ(DC) for strobe.
  - 3. Differential input slew rate = 2 V/ns
  - 4. Defines slewrate reference points, relative to input crossing voltages.
  - 5. MAX limit is relative to single-ended signals, the overshoot specifications are applicable.
  - 6. MIN limit is relative to single-ended signals, the undershoot specifications are applicable.
  - 7. The typical value of Vix(Ac) is expected to be about 0.5 × VDD of the transmitting device, and Vix(Ac) is expected to track variations in VDD. Vix(Ac) indicates the voltage at which differential input signals must cross.
  - 8. The Vix extended range (±175mV) is allowed only for the clock, and this Vix extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing VSEL, VSEH of at least VDD/2 ±250mV, and the differential slew rate of CK, CK# is greater than 3 V/ns.

Figure 16: Vix for Differential Signals






Figure 17: Single-Ended Requirements for Differential Signals






Figure 18: Definition of Differential AC-Swing and <sup>t</sup>DVAC




Table 29: Allowed Time Before Ringback (\*DVAC) for CK - CK# and DQS - DQS# Below VIL(AC)

	<sup>t</sup> DVAC (ps) at  VihDiff(Ac) to ViLDiff(Ac)				
Slew Rate (V/ns)	350mV	300mV			
>4.0	75	175			
4.0	57	170			
3.0	50	167			
2.0	38	163			
1.9	34	162			
1.6	29	161			
1.4	22	159			
1.2	13	155			
1.0	0	150			
<1.0	0	150			



### **Slew Rate Definitions for Single-Ended Input Signals**

Setup (<sup>t</sup>IS and <sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF and the first crossing of VIH(AC) MIN. Setup (<sup>t</sup>IS and <sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF and the first crossing of VIL(AC) MAX (see Figure 19 on page 50).


Hold (<sup>t</sup>IH and <sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF. Hold (<sup>t</sup>IH and <sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF (see Figure 19 on page 50).


**Table 30: Single-Ended Input Slew Rate Definition** 

Input Sle (Linear	Input Slew Rates (Linear Signals)		asured	
Input	Edge	From	То	Calculation
Setup	Rising	VREF	VIH(AC) MIN	Vih(ac) MIN - Vref ΔTRS
	Falling	VREF	VIL(AC) MAX	VREF - VIL(AC) MAX ΔTFS
Hold	Rising	VIL(DC) MAX	Vref	VREF - VIL(DC) MAX ΔTFH
	Falling	VIH(DC) MIN	Vref	VIH(DC) MIN - VREF ΔTRSH



Figure 19: Nominal Slew Rate Definition for Single-Ended Input Signals








### **Slew Rate Definitions for Differential Input Signals**

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured, as shown in Table 31 and Figure 20. The nominal slew rate for a rising signal is defined as the slew rate between VIL(DIFF) MAX and VIH(DIFF) MIN. The nominal slew rate for a falling signal is defined as the slew rate between VIH(DIFF) MIN and VIL(DIFF) MAX.

**Table 31: Differential Input Slew Rate Definition** 

Differenti Slew Rates Signa	s (Linear	Meas	sured	
Input	Edge	From	То	Calculation
CK and DQS reference	Rising	VIL(DIFF) MAX	VIH(DIFF) MIN	VIH(DIFF) MIN - VIL(DIFF) MAX $\Delta TR(DIFF)$
	Falling	VIH(DIFF) MIN	VIL(DIFF) MAX	VIH(DIFF) MIN - VIL(DIFF) MAX

Figure 20: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#





#### **ODT Characteristics**

ODT effective resistance RTT is defined by MR1[9, 6, and 2]. ODT is applied to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls (x8 devices only). The ODT target values are listed in Table 32 and Table 33 on page 53. A functional representation of the ODT is shown in Figure 21. The individual pull-up and pull-down resistors (RTT $_{PU}$  and RTT $_{PD}$ ) are defined as follows:

- RTT<sub>PU</sub> = (VDDQ VOUT)/|IOUT|, under the condition that RTT<sub>PD</sub> is turned off
- $RTT_{PD} = (VOUT)/|IOUT|$ , under the condition that  $RTT_{PU}$  is turned off

Figure 21: ODT Levels and I-V Characteristics




Table 32: On-Die Termination DC Electrical Characteristics

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
RTT effective impedance	RTT_EFF	See Table 33 on page 53			1, 2	
Deviation of VM with respect to VDDQ/2	-5		+5	%	1, 2, 3	

Notes:

- 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss). Refer to "ODT Sensitivity" on page 53 if either the temperature or voltage changes after calibration.
- 2. Measurement definition for RTT: Apply VIH(AC) to pin under test and measure current I[VIH(AC)], then apply VIL(AC) to pin under test and measure current I[VIL(AC)]:

$$RTT = \frac{VIH(AC) - VIL(AC)}{|I(VIH(AC)) - I(VIL(AC))|}$$

3. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left(\frac{2 \times VM}{VDDQ} - 1\right) \times 100$$

4. For IT devices, the minimum values are derated by 6% when the device operates between –  $40^{\circ}$ C and  $0^{\circ}$ C ( $T_{C}$ ).

#### **ODT Resistors**

Table 33 on page 53 provides an overview of the ODT DC electrical characteristics. The values provided are not specification requirements; however, they can be used as design guidelines to indicate what RTT is targeted to provide:

- RTT 120 $\Omega$  is made up of RTT<sub>120PD240</sub> and RTT<sub>120PU240</sub>
- RTT 60Ω is made up of RTT<sub>60PD120</sub> and RTT<sub>60PU120</sub>
- RTT  $40\Omega$  is made up of RTT $_{40PD80}$  and RTT $_{40PU80}$
- RTT  $30\Omega$  is made up of RTT $_{30\text{PD}60}$  and RTT $_{30\text{PU}60}$
- RTT  $20\Omega$  is made up of RTT $_{20\text{PD40}}$  and RTT $_{20\text{PU40}}$



Table 33: RTT Effective Impedances

MR1 [9, 6, 2]	Rтт	Resistor	<b>V</b> out	Min	Nom	Max	Units
0, 1, 0	120Ω	RTT <sub>120PD240</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/1
		1201220	$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/1
			0.8 × VDDQ	0.9	1.0	1.4	RZQ/1
		RTT <sub>120PU240</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/1
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/1
			OddV × 8.0	0.6	1.0	1.1	RZQ/1
		120Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/2
0, 0, 1	60Ω	RTT <sub>60PD120</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/2
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/2
			0.8 × VDDQ	0.9	1.0	1.4	RZQ/2
		RTT <sub>60PU120</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/2
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/2
			O.8 × VDDQ	0.6	1.0	1.1	RZQ/2
		60Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/4
0, 1, 1	40Ω	RTT <sub>40PD80</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/3
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/3
			$0.8 \times VDDQ$	0.9	1.0	1.4	RZQ/3
		RTT <sub>40PU80</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/3
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/3
			$0.8 \times VDDQ$	0.6	1.0	1.1	RZQ/3
		40Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/6
1, 0, 1	30Ω	RTT <sub>30PD60</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/4
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/4
			DddV × 8.0	0.9	1.0	1.4	RZQ/4
		RTT <sub>30PU60</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/4
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/4
			OddV × 8.0	0.6	1.0	1.1	RZQ/4
		30Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/8
1, 0, 0	20Ω	RTT <sub>20PD40</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/6
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/6
			0.8 × VDDQ	0.9	1.0	1.4	RZQ/6
		RTT <sub>20PU40</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/6
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/6
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/6
		20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/12

Notes: 1. Values assume an RZQ of  $240\Omega$  (±1%).

## **ODT Sensitivity**

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 32 on page 52 and Table 33 can be expected to widen according to Tables 34 and 35 on page 54.



**Table 34: ODT Sensitivity Definition** 

Symbol	Min	Max	Units
Rтт	$0.9 - dRTTdT \times  DT  - dRTTdV \times  DV $	$1.6 + dRTTdT \times  DT  + dRTTdV \times  DV $	RZQ/(2, 4, 6, 8, 12)

Notes: 1.  $\Delta T = T - T(@ \text{ calibration}), \Delta V = VDDQ - VDDQ(@ \text{ calibration}) \text{ and } VDD = VDDQ.$ 

**Table 35: ODT Temperature and Voltage Sensitivity** 

Change	Min	Max	Units
dRTTdT	dRTTdT 0		%/°C
dRTTdV	0	0.15	%/mV


Notes: 1.  $\Delta T = T - T(@ \text{ calibration}), \Delta V = VDDQ - VDDQ(@ \text{ calibration}) and VDD = VDDQ.$ 

## **ODT Timing Definitions**

ODT loading differs from that used in AC timing measurements. The reference load for ODT timings is shown in Figure 22. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off asynchronously, and another defines when ODT turns on or off dynamically. Table 36 outlines and provides definition and measurement reference settings for each parameter (see Figure 37 on page 55).

ODT turn-on time begins when the output leaves High-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves Low-Z and ODT resistance begins to turn off.

Figure 22: ODT Timing Reference Load



**Table 36: ODT Timing Definitions** 

Symbol	Begin Point Definition	End Point Definition	Figure	
<sup>t</sup> AON	Rising edge of CK - CK# defined by the end point of ODTL on	Extrapolated point at VssQ	Figure 23 on page 55	
<sup>t</sup> AOF	Rising edge of CK - CK# defined by the end point of ODTL off	Extrapolated point at VRTT_NOM	Figure 23 on page 55	
<sup>t</sup> AONPD	Rising edge of CK - CK# with ODT first being registered HIGH	Extrapolated point at VssQ	Figure 24 on page 56	
<sup>t</sup> AOFPD	Rising edge of CK - CK# with ODT first being registered LOW	Extrapolated point at VRTT_NOM	Figure 24 on page 56	
<sup>t</sup> ADC	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4, or ODTLcwn8	Extrapolated points at VRTT_WR and VRTT_NOM	Figure 25 on page 56	



**Table 37: Reference Settings for ODT Timing Measurements** 

Measured Parameter	RTT_NOM Setting	RTT_WR Setting	Vsw1	Vsw2
<sup>t</sup> AON	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> AOF	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> AONPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> AOFPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
<sup>t</sup> ADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV

Notes: 1. Assume an RZQ of  $240\Omega$  (±1%) and that proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss).

Figure 23: <sup>t</sup>AON and <sup>t</sup>AOF Definitions






Figure 24: <sup>t</sup>AONPD and <sup>t</sup>AOFPD Definition





Figure 25: <sup>t</sup>ADC Definition





## **Output Driver Impedance**

The output driver impedance is selected by MR1[5,1] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown in Figure 26 on page 57. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:


• RON<sub>x</sub> = RZQ/y (with RZQ = 240 $\Omega$  ±1%; x = 34 $\Omega$  or 40 $\Omega$  with y = 7 or 6, respectively)

The individual pull-up and pull-down resistors ( $Ron_{PU}$  and  $Ron_{PD}$ ) are defined as follows:

- RON<sub>PU</sub> = (VDDQ VOUT)/|IOUT|, when RON<sub>PD</sub> is turned off
- RON<sub>PD</sub> = (VOUT)/|IOUT|, when RON<sub>PU</sub> is turned off

Figure 26: Output Driver

Chip in drive mode



#### 34 Ohm Output Driver Impedance

The  $34\Omega$  driver (MR1[5, 1] = 01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the  $34\Omega$  driver only. Its impedance RoN is defined by the value of the external reference resistor RZQ as follows: RoN $_{34}$  = RZQ/7 (with nominal RZQ =  $240\Omega$  ±1%) and is actually  $34.3\Omega$  ±1%. The  $34\Omega$  output driver impedance characteristics are listed in Table 38 on page 58.



Table 38:  $34\Omega$  Driver Impedance Characteristics

MR1[5,1]	Ron	Resistor	<b>V</b> out	Min	Nom	Max	Units	Notes
0,1	34.3Ω	RON <sub>34PD</sub>	0.2/VddQ	0.6	1.0	1.1	RZQ/7	1
			0.5/VddQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VddQ	0.9	1.0	1.4	RZQ/7	1
		Ron <sub>34PU</sub>	0.2/VddQ	0.9	1.0	1.4	RZQ/7	1
			0.5/VddQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VddQ	0.6	1.0	1.1	RZQ/7	1
Pull-up/pu	Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		0.5/VddQ	-10%	n/a	10	%	1, 2

Notes:

- 1. Tolerance limits assume RZQ of  $240\Omega$  (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VSSQ = VSS). Refer to "34 Ohm Driver Output Sensitivity" on page 59 if either the temperature or the voltage changes after calibration.
- 2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PUPD</sub>). Measure both RON<sub>PLI</sub> and RON<sub>PD</sub> at 0.5 × VDDQ:

$$MM_{PUPD} = \frac{Ron_{PU} - Ron_{PD}}{Ron_{NOM}} \times 100$$

3. For IT devices, the minimum values are derated by 6% when the device operates between –  $40^{\circ}$ C and  $0^{\circ}$ C ( $T_{\rm C}$ ).

#### 34 Ohm Driver

The  $34\Omega$  driver's current range has been calculated and summarized in Table 40 on page 59 for VDD = 1.5V, Table 41 on page 59 for VDD = 1.575V, and Table 42 on page 59 for VDD = 1.425V. The individual pull-up and pull-down resistors (RoN<sub>34PD</sub> and RoN<sub>34PU</sub>) are defined as follows:

- $RON_{34PD} = (VOUT)/|IOUT|$ ;  $RON_{34PU}$  is turned off
- RON<sub>34PU</sub> = (VDDQ VOUT)/|IOUT|; RON<sub>34PD</sub> is turned off

Table 39:  $34\Omega$  Driver Pull-Up and Pull-Down Impedance Calculations

		Ron		Min	Nom	Max	Units
	RZQ :	= 240Ω ±1%		237.6	240	242.4	Ω
RZQ/7 = (240Ω ±1%)/7				33.9	34.3	34.6	Ω
MR1[5,1]	Ron	Resistor	<b>V</b> out	Min	Nom	Max	Units
0, 1	34.3Ω	Ron <sub>34PD</sub>	0.2 × VDDQ	20.4	34.3	38.1	Ω
			$0.5 \times VDDQ$	30.5	34.3	38.1	Ω
			OddV × 8.0	30.5	34.3	48.5	Ω
		RON <sub>34PU</sub>	0.2 × VDDQ	30.5	34.3	48.5	Ω
			$0.5 \times VDDQ$	30.5	34.3	38.1	Ω
			O.8 × VDDQ	20.4	34.3	38.1	Ω



Table 40:  $34\Omega$  Driver IOH/IOL Characteristics: VDD = VDDQ = 1.5V

MR1[5,1]	Ron	Resistor	<b>V</b> out	Max	Nom	Min	Units
0, 1	34.3Ω	Ron <sub>34PD</sub>	IOL @ 0.2 × VDDQ	14.7	8.8	7.9	mA
			IOL @ 0.5 × VDDQ	24.6	21.9	19.7	mA
			IOL @ 0.8 × VDDQ	39.3	35.0	24.8	mA
		Ron <sub>34PU</sub>	Iон @ 0.2 × VDDQ	39.3	35.0	24.8	mA
			Iон @ 0.5 × VDDQ	24.6	21.9	19.7	mA
			Iон @ 0.8 × VDDQ	14.7	8.8	7.9	mA

Table 41:  $34\Omega$  Driver IOH/IOL Characteristics: VDD = VDDQ = 1.575V

MR1[5,1]	Ron	Resistor	Vout	Max	Nom	Min	Units
0, 1	34.3Ω	Ron <sub>34PD</sub>	IOL @ 0.2 × VDDQ	15.5	9.2	8.3	mA
			IOL @ 0.5 × VDDQ	25.8	23	20.7	mA
			IOL @ 0.8 × VDDQ	41.2	36.8	26	mA
		Ron <sub>34PU</sub>	Iон @ 0.2 × VDDQ	41.2	36.8	26	mA
			Iон @ 0.5 × VDDQ	25.8	23	20.7	mA
			Iон @ 0.8 × VDDQ	15.5	9.2	8.3	mA

Table 42:  $34\Omega$  Driver IOH/IOL Characteristics: VDD = VDDQ = 1.425V

MR1[5,1]	Ron	Resistor	Vouт	Max	Nom	Min	Units
0, 1	34.3Ω	Ron <sub>34PD</sub>	IOL @ 0.2 × VDDQ	14.0	8.3	7.5	mA
			IOL @ 0.5 × VDDQ	23.3	20.8	18.7	mA
			IOL @ 0.8 × VDDQ	37.3	33.3	23.5	mA
		Ron <sub>34PU</sub>	Iон @ 0.2 × VDDQ	37.3	33.3	23.5	mA
			Iон @ 0.5 × VDDQ	23.3	20.8	18.7	mA
			Iон @ 0.8 × VDDQ	14.0	8.3	7.5	mA

#### 34 Ohm Driver Output Sensitivity

If either the temperature or the voltage changes after ZQ calibration, the tolerance limits listed in Table 38 on page 58 can be expected to widen according to Table 43 and Table 44 on page 60.

Table 43:  $34\Omega$  Output Driver Sensitivity Definition

Symbol	Min	Max	Units
RON @ 0.8 × VDDQ	$0.9$ - dRondTH $ imes$ $ \Delta T $ - dRondVH $ imes$ $ \Delta V $	1.1 + dRondTH × $ \Delta T $ + dRondVH × $ \Delta V $	RZQ/7
RON @ 0.5 × VDDQ	$0.9$ - dRondTM $\times$ $ \Delta T $ - dRondVM $\times$ $ \Delta V $	1.1 + dRondTM × $ \Delta T $ + dRondVM × $ \Delta V $	RZQ/7
Ron @ 0.2 × VDDQ	$0.9 - dRondTL \times  \Delta T  - dRondVL \times  \Delta V $	1.1 + dRondTL × $ \Delta T $ + dRondVL × $ \Delta V $	RZQ/7

Notes: 1.  $\Delta T = T - T(@ \text{ calibration}), \Delta V = VDDQ - VDDQ(@ \text{ calibration}), and VDD = VDDQ.$ 



Table 44: 34 $\Omega$  Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Units
dRondTM	0	1.5	%/°C
dRondVM	0	0.13	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.13	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.13	%/mV

#### **Alternative 40 Ohm Driver**

**Table 45: 40**Ω Driver Impedance Characteristics

MR1[5,1]	Ron	Resistor	<b>V</b> out	Min	Nom	Max	Units	Notes
0,0	40Ω	Ron <sub>40PD</sub>	0.2 × VDDQ	0.6	1.0	1.1	RZQ/6	1, 2
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/6	1, 2
			O.8 × VDDQ	0.9	1.0	1.4	RZQ/6	1, 2
		Ron <sub>40PU</sub>	0.2 × VDDQ	0.9	1.0	1.4	RZQ/6	1, 2
			$0.5 \times VDDQ$	0.9	1.0	1.1	RZQ/6	1, 2
			O.8 × VDDQ	0.6	1.0	1.1	RZQ/6	1, 2
Pull-up/pu	II-down mism	atch (MM <sub>PUPD</sub> )	$0.5 \times VDDQ$	-10%	n/a	10	%	1, 2

- Notes: 1. Tolerance limits assume RZQ of  $240\Omega$  ( $\pm 1\%$ ) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VSSQ = VSS). Refer to "40 Ohm Driver Output Sensitivity" on page 60 if either the temperature or the voltage changes after calibration.
  - 2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PLIPD</sub>). Measure both Ron<sub>PU</sub> and Ron<sub>PD</sub> at  $0.5 \times VDDQ$ :

$$MM_{_{PUPD}} = \frac{RoN_{_{PU}} - RoN_{_{PD}}}{RoN_{Nom}} \times 100$$

3. For IT devices, the minimum values are derated by six% when the device operates between  $-40^{\circ}$ C and  $0^{\circ}$ C (T<sub>C</sub>).

### 40 Ohm Driver Output Sensitivity

If either the temperature or the voltage changes after I/O calibration, the tolerance limits listed in Table 45 can be expected to widen according to Table 46 and Table 47 on page 61.

Table 46: **40**Ω Output Driver Sensitivity Definition

Symbol	Min	Max	Units
RON @ 0.8 × VDDQ	$0.9$ - dRondTH $\times$ $ \Delta T $ - dRondVH $\times$ $ \Delta V $	1.1 + dRondTH × $ \Delta T $ + dRondVH × $ \Delta V $	RZQ/6
RON @ 0.5 × VDDQ	$0.9$ - dRondTM × $ \Delta T $ - dRondVM × $ \Delta V $	1.1 + dRondTM × $ \Delta T $ + dRondVM × $ \Delta V $	RZQ/6
RON @ 0.2 × VDDQ	$0.9 - dRondTL \times  \Delta T  - dRondVL \times  \Delta V $	1.1 + dRondTL × $ \Delta T $ + dRondVL × $ \Delta V $	RZQ/6

Notes: 1.  $\Delta T = T - T(@ \text{ calibration})$ ,  $\Delta V = VDDQ - VDDQ(@ \text{ calibration})$ , and VDD = VDDQ.



40 $\Omega$  Output Driver Voltage and Temperature Sensitivity **Table 47:** 

Change	Min	Max	Unit
dRondTM	0	1.5	%/°C
dRondVM	0	0.15	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.15	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.15	%/mV

## **Output Characteristics and Operating Conditions**

The DRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized in Table 48 while the differential output driver is summarized in Table 49 on page 62.

Table 48: Single-Ended Output Driver Characteristics

All voltages are referenced to Vss

Parameter/Condition	Symbol	Min	Max	Units	Notes
Output leakage current: DQ are disabled; 0V ≤ Vout ≤ VDDQ; ODT is disabled; ODT is HIGH	loz	-5	+5	μA	1
Output slew rate: Single-ended; For rising and falling edges, measure between VoL(AC) = VREF - 0.1 × VDDQ and VOH(AC) = VREF + 0.1 × VDDQ	SRQse	2.5	6	V/ns	1, 2, 3, 4
Single-ended DC high-level output voltage	Voh(dc)	0.8 ×	VDDQ	V	1, 2, 5
Single-ended DC mid-point level output voltage	Vom(dc)	0.5 ×	VDDQ	V	1, 2, 5
Single-ended DC low-level output voltage	Vol(dc)	0.2 ×	VDDQ	V	1, 2, 5
Single-ended AC high-level output voltage	Voh(ac)	VTT + 0.1	I × VDDQ	V	1, 2, 3, 6
Single-ended AC low-level output voltage	Vol(ac)	VTT - 0.1	× VDDQ	V	1, 2, 3, 6
Delta Ron between pull-up and pull-down for DQ/DQS	MM <sub>PUPD</sub>	-10	+10	%	1, 7
Test load for AC timing and output slew rates	Outpu	t to VTT (VDD	Q/2) via 25Ω	resistor	3

- Notes: 1. RZQ of 240 $\Omega$  (±1%) with RZQ/7 enabled (default 34 $\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VssQ = Vss).
  - 2. VTT = VDDQ/2.
  - 3. See Figure 29 on page 63 for the test load configuration.
  - 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching from either HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are either all static or all switching the opposite direction. For all other DQ signal switching combinations, the maximum limit of 6 V/ns is reduced to 5V/ns.
  - 5. See Table 38 on page 58 for IV curve linearity. Do not use AC test load.
  - 6. See Table 50 on page 64 for output slew rate.
  - 7. See Table 38 on page 58 for additional information.
  - 8. See Figure 27 on page 62 for an example of a single-ended output signal.



**Table 49: Differential Output Driver Characteristics** 

All voltages are referenced to Vss

Parameter/Condition	Symbol	Min	Max	Units	Notes
Output leakage current: DQ are disabled; 0V ≤ Vout ≤ VDDQ; ODT is disabled; ODT is HIGH	loz	<b>-</b> 5	+5	μA	1
Output slew rate: Differential; For rising and falling edges, measure between VOLDIFF(AC) = -0.2 × VDDQ and VOHDIFF(AC) = +0.2 × VDDQ	SRQdiff	5	12	V/ns	1
Output differential cross-point voltage	Vox(ac)	VREF - 150	VREF + 150	mV	1, 2, 3
Differential high-level output voltage	Vohdiff(ac)	+0.2 ×	VDDQ	V	1, 4
Differential low-level output voltage	Voldiff(ac)	-0.2 × VDDQ		V	1, 4
Delta Ron between pull-up and pull-down for DQ/DQS	MM <sub>PUPD</sub>	-10	+10	%	1, 5
Test load for AC timing and output slew rates	Outp	ut to VTT (VDDQ/2	) via $25\Omega$ resistor		3

- 1. RZQ of  $240\Omega$  (±1%) with RZQ/7 enabled (default  $34\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VDDQ = VDD, VSSQ = VSS).
- 2. VREF = VDDQ/2.
- 3. See Figure 29 on page 63 for the test load configuration.
- 4. See Table 51 on page 65 for the output slew rate.
- 5. See Table 38 on page 58 for additional information.
- 6. See Figure 28 on page 63 for an example of a differential output signal.

Figure 27: DQ Output Signal








Figure 28: Differential Output Signal



### **Reference Output Load**

Figure 29 represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Figure 29: Reference Output Load for AC Timing and Output Slew Rate






## **Slew Rate Definitions for Single-Ended Output Signals**

The single-ended output driver is summarized in Table 48 on page 61. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single-ended signals, as shown in Table 50 and Figure 30.

Table 50: Single-Ended Output Slew Rate Definition

Slew	led Output Rates Signals)	Measured		
Output	Edge	From	То	Calculation
DQ	Rising	Vol(ac)	Von(ac)	Voh(ac) - Vol(ac) ΔTRse
	Falling	Voh(ac)	Vol(ac)	Voh(ac) - Vol(ac) ΔTFse

Figure 30: Nominal Slew Rate Definition for Single-Ended Output Signals






## **Slew Rate Definitions for Differential Output Signals**

The differential output driver is summarized in Table 49 on page 62. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for differential signals, as shown in Table 51 and Figure 31.

**Table 51: Differential Output Slew Rate Definition** 

R	l Output Slew ates r Signals)	Meas	sured	
Output	Edge	From	То	Calculation
DQS, DQS#	Rising	Voldiff(AC)	Vohdiff(ac)	$V_{OHDIFF(AC)} - V_{OLDIFF(AC)}$ $\Delta T_{RDIFF}$
	Falling	Vohdiff(ac)	Voldiff(AC)	Vohdiff(ac) - Voldiff(ac) ΔTFdiff

Figure 31: Nominal Differential Output Slew Rate Definition for DQS, DQS#





# **Speed Bin Tables**

**Table 52: DDR3-800 Speed Bins** 

DDR3-800 Speed Bin			-2	5E	-2	25		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			5-5-5		6-6-6			
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
ACTIVATE to internal time	READ or WRITE delay	<sup>t</sup> RCD	12.5	-	15	-	ns	
PRECHARGE comman	d period	<sup>t</sup> RP	12.5	-	15	_	ns	
ACTIVATE-to-ACTIVA command period	TE or REFRESH	<sup>t</sup> RC	50	-	52.5	-	ns	
ACTIVATE-to-PRECHA	RGE command period	<sup>t</sup> RAS	37.5	60ms	37.5	60ms	ns	1
CL = 5	CWL = 5	tCK (AVG)	2.5	3.3	3.0	3.3	ns	2, 3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	ns	2
Supported CL settings		•	5	, 6	5,	6	CK	
Supported CWL settir	ngs		ļ	5	!	5	CK	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.



Table 53: **DDR3-1066 Speed Bins** 

DDR3-1066 Speed Bin		-18	37E	-18	87			
CL- <sup>t</sup> RCD- <sup>t</sup> RP			7-7-7		8-8-8			
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
ACTIVATE to int delay time	ternal READ or WRITE	<sup>t</sup> RCD	13.125	-	15	-	ns	
PRECHARGE cor	mmand period	<sup>t</sup> RP	13.125	-	15	-	ns	
ACTIVATE-to-AC command perio	CTIVATE or REFRESH od	<sup>t</sup> RC	50.625	_	52.5	-	ns	
ACTIVATE-to-PR period	RECHARGE command	<sup>t</sup> RAS	37.5	60ms	37.5	60ms	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	3.0	3.3	ns	2, 3
	CWL = 6	<sup>t</sup> CK (AVG)	Rese	erved	Rese	rved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Rese	rved	Rese	rved	ns	2, 3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Rese	rved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	Rese	rved	ns	2, 3
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Rese	rved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2
Supported CL settings		5, 6,	7, 8	5, <del>(</del>	5, 8	CK		
Supported CWL	Supported CWL settings		5,	6	5,	6	CK	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.



Table 54: **DDR3-1333 Speed Bins** 

DDR3-1333 Speed Bin			-1	5E	-1	15		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			9-	9-9	10-1	0-10		
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
ACTIVATE to internal READ or WRITE delay time		<sup>t</sup> RCD	13.125	-	15	-	ns	
PRECHARGE com	mand period	<sup>t</sup> RP	13.125	_	15	_	ns	
ACTIVATE-to-ACT command period	TIVATE or REFRESH	<sup>t</sup> RC	49.5	-	51	_	ns	
ACTIVATE-to-PRECHARGE command period		<sup>t</sup> RAS	36	60ms	36	60ms	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	3.0	3.3	ns	2, 3
	CWL = 6, 7	<sup>t</sup> CK (AVG)	Reserved		Reserved		ns	3
CL = 6	CWL = 5	tCK (AVG)	2.5	3.3	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Reserved		Rese	erved	ns	2, 3
	CWL = 7	<sup>t</sup> CK (AVG)	Reserved		Rese	erved	ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	Rese	erved	ns	2, 3
	CWL = 7	<sup>t</sup> CK (AVG)	Reserved		Rese	erved	ns	2, 3
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Rese	erved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	erved	Reserved		ns	2, 3
CL = 9	CWL = 5, 6	<sup>t</sup> CK (AVG)	Reserved		Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	Rese	erved	ns	2, 3
CL = 10	CWL = 5, 6	<sup>t</sup> CK (AVG)	Reserved		Reserved		ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	1.5	<1.875	ns	2
Supported CL set				8, 9, 10		8, 10	CK	
Supported CWL s	ettings		5,	6, 7	5, (	6, 7	CK	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.



Table 55: **DDR3-1600 Speed Bins** 

DDR3-1600 Sp	eed Bin		-12	25E	-1	25		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			10-1	0-10	11-1	1-11		
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
ACTIVATE to internal READ or WRITE delay time		<sup>t</sup> RCD	12.5	-	13.125	-	ns	
PRECHARGE co	mmand period	<sup>t</sup> RP	12.5	-	13.125	_	ns	
ACTIVATE-to-Accommand period	CTIVATE or REFRESH od	<sup>t</sup> RC	47.5	_	48.75	-	ns	
ACTIVATE-to-PF period	RECHARGE command	<sup>t</sup> RAS	35	60ms	35	60ms	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	3.0	3.3	ns	2, 3
	CWL = 6, 7, 8	tCK (AVG)	Rese	erved	Rese	erved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	ns	2
	CWL = 6	<sup>t</sup> CK (AVG)	Reserved		Reserved		ns	2, 3
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Reserved		Reserved		ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2, 3
	CWL = 7	tCK (AVG)	Rese	erved	Rese	rved	ns	2, 3
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		Reserved		ns	3
CL = 8	CWL = 5	tCK (AVG)	Reserved		Reserved		ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2
	CWL = 7	tCK (AVG)	Reserved		Reserved		ns	2, 3
	CWL = 8	<sup>t</sup> CK (AVG)	Reserved		Rese	erved	ns	2, 3
CL = 9	CWL = 5, 6	tCK (AVG)	Reserved		Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	1.5	<1.875	ns	2, 3
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	Reserved		ns	2, 3
CL = 10	CWL = 5, 6	tCK (AVG)	Rese	erved	Rese	erved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	1.25 <1.5		Rese	erved	ns	2, 3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Rese	erved	Reserved		ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.25	<1.5	1.25	<1.5	ns	2
Supported CL s				, 9, 10, 11		9, 10, 11	CK	
Supported CWI	_ settings		5, 6	, 7, 8	5, 6,	7, 8	CK	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.

Electrical Characteristics and AC Operating Conditions (Sheet 1 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

			DDR	3-800	DDR3	3-1066	DDR3	-1333	DDR3	-1600		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
			(	Clock Tim	ning	1		'			•	
Clock period average:	$T_C = 0^{\circ}C \text{ to } 85^{\circ}C$	<sup>t</sup> CKDLL_DIS	8	7,800	8	7,800	8	7,800	8	7,800	ns	9, 42
DLL disable mode	T <sub>C</sub> = >85°C to 95°C		8	3,900	8	3,900	8	3,900	8	3,900	ns	42
Clock period average	: DLL enable mode	<sup>t</sup> CK (AVG)	,	See "Spe	ed Bin Tak	oles" on p	age 66 fo	r <sup>t</sup> CK rang	ge allowed	b	ns	10, 11
High pulse width ave	rage	tCH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Low pulse width aver	age	<sup>t</sup> CL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Clock period jitter	DLL locked	<sup>t</sup> JITper	-100	100	-90	90	-80	80	-70	70	ps	13
	DLL locking	<sup>t</sup> JITPER, LCK	-90	90	-80	80	-70	70	-60	60	ps	13
Clock absolute period	<u>i</u>	tCK(ABS)	MIN = t	K (AVG)	MIN + <sup>t</sup> JIT	PER MIN; I	$MAX = {}^{t}C$	K (AVG) N	1AX + <sup>t</sup> JIT	PER MAX	ps	
Clock absolute high pulse width		tCH (ABS)	0.43	-	0.43	-	0.43	_	0.43	-	tCK (AVG)	14
Clock absolute low pu	Clock absolute low pulse width		0.43	-	0.43	-	0.43	-	0.43	-	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jitter DLL locked		<sup>t</sup> JITcc	20	00	18	80	1	60	140		ps	16
	DLL locking	<sup>t</sup> JITcc, LCK	1:	80	1	60	1-	40	120		ps	16
Cumulative error	2 cycles	tERR <sub>2PER</sub>	-147	147	-132	132	-118	118	-103	103	ps	17
across	3 cycles	tERR <sub>3PER</sub>	-175	175	-157	157	-140	140	-122	122	ps	17
	4 cycles	tERR <sub>4PER</sub>	-194	194	-175	175	-155	155	-136	136	ps	17
	5 cycles	terr <sub>5per</sub>	-209	209	-188	188	-168	168	-147	147	ps	17
	6 cycles	terr <sub>6per</sub>	-222	222	-200	200	-177	177	-155	155	ps	17
	7 cycles	tERR <sub>7PER</sub>	-232	232	-209	209	-186	186	-163	163	ps	17
	8 cycles	terr <sub>8per</sub>	-241	241	-217	217	-193	193	-169	169	ps	17
	9 cycles	tERR <sub>9PER</sub>	-249	249	-224	224	-200	200	-175	175	ps	17
	10 cycles	<sup>t</sup> ERR <sub>10PER</sub>	-257	257	-231	231	-205	205	-180	180	ps	17
	11 cycles	terr <sub>11per</sub>	-263	263	-237	237	-210	210	-184	184	ps	17
	12 cycles	tERR <sub>12PER</sub>	-269	269	-242	242	-215	215	-188	188	ps	17
	<i>n</i> = 13, 14 49, 50 cycles	<sup>t</sup> ERR <sub>nPER</sub>				N = (1 + 0 X = (1 + 0					ps	17



Micron Technology, Inc., reserves the right to change products or specifications without notice. © 2006 Micron Technology, Inc. All rights reserved.

Electrical Characteristics and AC Operating Conditions (Sheet 2 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

			DDR	3-800	DDR3	3-1066	DDR3	3-1333	DDR3-1600			
Parameter	Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
			D	2 Input Ti	ming							
Data setup time to	Base (specification)	<sup>t</sup> DS	75	-	25	-	-	-	-	-	ps	18, 19
DQS, DQS#	VREF @ 1 V/ns	AC175	250	-	200	-	-	-	-	-	ps	19, 20
Data setup time to	Base (specification)	<sup>t</sup> DS	125	-	75	-	30	-	10	-	ps	18, 19
DQS, DQS#	VREF @ 1 V/ns	AC150	275	-	250	-	180	-	160	-	ps	19, 20
Data hold time from	Base (specification)	<sup>t</sup> DH	150	-	100	-	65	-	45	-	ps	18, 19
DQS, DQS#	VREF @ 1 V/ns	AC100	250	-	200	-	165	-	145	-	ps	19, 20
Minimum data pulse v	vidth	<sup>t</sup> DIPW	600	-	490	-	400	-	360	-	ps	41
			DQ	Output 1	iming							
DQS, DQS# to DQ skew	v, per access	<sup>t</sup> DQSQ	_	200	-	150	_	125	-	100	ps	
DQ output hold time from DQS, DQS#		<sup>t</sup> QH	0.38	-	0.38	-	0.38	-	0.38	-	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from CK, CK#		<sup>t</sup> LZ (DQ)	-800	400	-600	300	-500	250	-450	225	ps	22, 23
DQ High-Z time from CK, CK#		<sup>t</sup> HZ (DQ)	-	400	-	300	_	250	-	225	ps	22, 23
			DQ St	robe Inpu	ıt Timin	9					'	
DQS, DQS# rising to CK, CK# rising		<sup>t</sup> DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.27	0.27	CK	25
DQS, DQS# differentia	I input low pulse width	<sup>t</sup> DQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# differentia	I input high pulse width	<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setu	up to CK, CK# rising	<sup>t</sup> DSS	0.2	-	0.2	-	0.2	-	0.18	-	CK	25
DQS, DQS# falling hole	d from CK, CK# rising	<sup>t</sup> DSH	0.2	-	0.2	-	0.2	-	0.18	-	CK	25
DQS, DQS# differentia	I WRITE preamble	<sup>t</sup> WPRE	0.9	-	0.9	-	0.9	-	0.9	-	CK	
DQS, DQS# differentia	I WRITE postamble	<sup>t</sup> WPST	0.3	-	0.3	-	0.3	-	0.3	-	CK	
			DQ Str	obe Outp	ut Timir	ng				•		
DQS, DQS# rising to/fr	om rising CK, CK#	<sup>t</sup> DQSCK	-400	400	-300	300	-255	255	-225	225	ps	23
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled		<sup>t</sup> DQSCK DLL_DIS	1	10	1	10	1	10	1	10	ns	26
DQS, DQS# differential output high time		<sup>t</sup> QSH	0.38	-	0.38	_	0.40	-	0.40	-	CK	21
DQS, DQS# differential output low time		<sup>t</sup> QSL	0.38	-	0.38	-	0.40	-	0.40	_	CK	21
DQS, DQS# Low-Z time (RL - 1)		tLZ (DQS)	-800	400	-600	300	-500	250	-450	225	ps	22, 23
DQS, DQS# High-Z time (RL + BL/2)		<sup>t</sup> HZ (DQS)	_	400	-	300	-	250	-	225	ps	22, 23
DQS, DQS# differentia	I READ preamble	<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# differentia	I READ postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23, 27



2Gb: x4, x8, x16 DDR3 SDRAM Speed Bin Tables

Electrical Characteristics and AC Operating Conditions (Sheet 3 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

			DDR	3-800	DDR3	-1066	DDR3-1333		DDR3-1600			
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	,	C	Command	d and Ad	dress Tin	ning					1	
DLL locking time		<sup>t</sup> DLLK	512	_	512	_	512	_	512	_	CK	28
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	200	-	125	-	65	-	45	-	ps	29, 30
setup to CK,CK#	VREF @ 1 V/ns	AC175	375	-	300	-	240	-	220	-	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IS	350	-	275	-	190	-	170	-	ps	29, 30
setup to CK,CK#	VREF @ 1 V/ns	AC150	500	-	425	-	340	-	320	-	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	<sup>t</sup> IH	275	-	200	-	140	-	120	-	ps	29, 30
hold from CK,CK#	VREF @ 1 V/ns	DC100	375	-	300	-	240	-	220	-	ps	20, 30
Minimum CTRL, CMD,	ADDR pulse width	<sup>t</sup> IPW	900	-	780	-	620	-	560	-	ps	41
ACTIVATE to internal	READ or WRITE delay	<sup>t</sup> RCD		See	"Speed	Bin Tables	s" on pag	e 66 for <sup>t</sup> F	RCD		ns	31
PRECHARGE command	d period	<sup>t</sup> RP		See "Speed Bin Tables" on page 66 for <sup>t</sup> RP								31
ACTIVATE-to-PRECHARGE command period		<sup>t</sup> RAS	See "Speed Bin Tables" on page 66 for <sup>t</sup> RAS							ns	31, 32	
ACTIVATE-to-ACTIVAT	<sup>t</sup> RC	See "Speed Bin Tables" on page 66 for <sup>t</sup> RC							ns	31		
ACTIVATE-to-	1KB page size	<sup>t</sup> RRD	MIN = greater of MIN = greater of MIN = greater of MIN = greater of								CK	31
ACTIVATE minimum				r 10ns		r 7.5ns		or 6ns		or 6ns		
command period	2KB page size		MIN	= greater	of 4CK or	10ns	MIN :	greater =	of 4CK or	7.5ns	CK	31
Four ACTIVATE windo		<sup>t</sup> FAW	40	-	37.5	-	30	-	30	_	ns	31
Four ACTIVATE windo	ws for 2KB page size		50	-	50	-	45	-	40	-	ns	31
Write recovery time		<sup>t</sup> WR	MIN = 15ns; MAX = n/a							ns	31, 32, 33	
Delay from start of int to internal READ com	ernal WRITE transaction	<sup>t</sup> WTR	MIN = greater of 4CK or 7.5ns; MAX = n/a						CK	31, 34		
READ-to-PRECHARGE		<sup>t</sup> RTP	MINI property of ACV 7.5 MAY/-								CK	31, 32
		†CCD	MIN = greater of 4CK or 7.5ns; MAX = n/a								CK	31, 32
CAS#-to-CAS# command delay		†DAL	MIN = 4CK; MAX = n/a							CK	-	
Auto precharge write recovery + precharge time		DAL		$MIN = WR + {}^{t}RP/{}^{t}CK (AVG); MAX = n/a$							CK	
MODE REGISTER SET command cycle time		<sup>t</sup> MRD	MIN = 4CK; MAX = n/a								CK	
MODE REGISTER SET command update delay		<sup>t</sup> MOD		M	IN = grea	ter of 12C	K or 15ns	; MAX = r	n/a		CK	
MULTIPURPOSE REGIS mode register set for exit	<sup>t</sup> MPRR			N	IIN = 1CK;	MAX = n	/a			CK		

Electrical Characteristics and AC Operating Conditions (Sheet 4 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

			DDR	3-800	DDR3	3-1066	DDR3	-1333	DDR3	3-1600		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
			Cal	ibration	Timing						1	
ZQCL command: Long calibration time	POWER-UP and RESET operation	<sup>t</sup> ZQINIT	512	_	512	_	512	_	512	_	CK	
	Normal operation	<sup>t</sup> ZQoper	256	_	256	_	256	_	256	-	CK	
ZQCS command: Short	calibration time	<sup>t</sup> ZQcs	64	_	64	_	64	_	64	-	CK	
		lı	nitializat	ion and	Reset Tir	ning						
Exit reset from CKE HI	GH to a valid command	<sup>t</sup> XPR		MIN	= greater	of 5CK or	r tRFC + 10	Ons; MAX	= n/a		CK	
Begin power supply rastable	imp to power supplies	<sup>t</sup> Vddpr			N	/IIN = n/a;	MAX = 20	00			ms	
RESET# LOW to power	supplies stable	<sup>t</sup> RPS				MIN = 0; N	JAX = 20	0			ms	
RESET# LOW to I/O and	d Rtt High-Z	<sup>t</sup> lOz	MIN = n/a; MAX = 20									35
			R	efresh Ti	ming							
REFRESH-to-ACTIVATE period	or REFRESH command	<sup>t</sup> RFC	MIN =	= 160; MA	$X = 9 \times {}^{t}R$	REFI (REFR	ESH-to-RE	FRESH co	mmand p	eriod)	ns	
Maximum refresh	$T_C \le 85^{\circ}C$	-				64 (	(1X)				ms	36
period	T <sub>C</sub> > 85°C					32 (	(2X)				ms	36
Maximum average	$T_C \le 85^{\circ}C$	<sup>t</sup> REFI				7.8 (64n	ns/8,192)				μs	36
periodic refresh	T <sub>C</sub> > 85°C					3.9 (32m	ns/8,192)				μs	36
			Self	Refresh	Timing							
Exit self refresh to con locked DLL	nmands not requiring a	<sup>t</sup> XS		MIN	= greater	of 5CK or	<sup>- †</sup> RFC + 10	Ons; MAX	= n/a		CK	
Exit self refresh to con locked DLL	nmands requiring a	<sup>t</sup> XSDLL	MIN = <sup>t</sup> DLLK (MIN); MAX = n/a								СК	28
Minimum CKE low pul entry to self refresh ex	se width for self refresh kit timing	<sup>t</sup> CKESR									СК	
Valid clocks after self r down entry	refresh entry or power-	<sup>t</sup> CKSRE		N	11N = grea	iter of 5CI	K or 10ns;	MAX = n	/a		CK	
Valid clocks before sel down exit, or reset exi	•	<sup>t</sup> CKSRX	MIN = greater of 5CK or 10ns; MAX = n/a							CK		



Micron Technology, Inc., reserves the right to change products or specifications without notice. © 2006 Micron Technology, Inc. All rights reserved.

Electrical Characteristics and AC Operating Conditions (Sheet 5 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

			DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
			Pow	er-Down	Timing	l .						
CKE MIN pulse width		<sup>t</sup> CKE (MIN)	Greater 6	of 3CK or 5ns	5.62	25ns		25ns	Greater of	of 3CK or ns	CK	
Command pass disable	delay	<sup>t</sup> CPDED				MIN = 1; I	VAX = n/a	ì			CK	
Power-down entry to p	oower-down exit timing	<sup>t</sup> PD			MIN =	<sup>t</sup> CKE (MI	N); MAX =	= 60ms			CK	
Begin power-down pe registered HIGH	·	<sup>t</sup> anpd					1CK				CK	
Power-down entry period: ODT either synchronous or asynchronous  Power-down exit period: ODT either PDX Greater of <sup>t</sup> ANPD or <sup>t</sup> RFC - REFRESH command to CKE LOW time  **TANPD + <sup>t</sup> XPDLL**								CK				
Power-down exit period synchronous or asynch		PDX				CK						
		Pow	er-Dowr	Entry N	linimum	Timing						
ACTIVATE command to	power-down entry	<sup>t</sup> ACTPDEN				MIN	I = 1				CK	
PRECHARGE/PRECHAR power-down entry	GE ALL command to	<sup>t</sup> PRPDEN MIN = 1							CK			
REFRESH command to	power-down entry	<sup>t</sup> REFPDEN				MIN	I = 1				CK	37
MRS command to pow	er-down entry	<sup>t</sup> MRSPDEN				$MIN = {}^{t}M$	OD (MIN)				CK	
READ/READ with auto power-down entry	precharge command to	<sup>t</sup> RDPDEN				MIN = R	L + 4 + 1				CK	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRPDEN			MIN =	WL + 4 +	tWR/tCK	(AVG)			CK	
	BC4MRS	<sup>t</sup> WRPDEN				WL + 2 +					CK	
WRITE with auto precharge command	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRAPDEN			M	IN = WL +	4 + WR +	- 1			CK	
to power-down entry	BC4MRS	<sup>t</sup> WRAPDEN			M	IN = WL +	2 + WR +	- 1		CK		
Power-Down Exit Timing									•			
DLL on, any valid comr commands not requiri		<sup>t</sup> XP	MIN =	greater of MAX	of 3CK or = n/a	7.5ns;	MIN		of 3CK or = n/a	6ns;	СК	
Precharge power-down commands requiring a		<sup>t</sup> XPDLL		M	IN = grea	ter of 10C	K or 24ns	; MAX = 1	n/a		CK	28



Micron Technology, Inc., reserves the right to change products or specifications without notice. © 2006 Micron Technology, Inc. All rights reserved.

Electrical Characteristics and AC Operating Conditions (Sheet 6 of 6) Notes: 1–8 apply to the entire table; notes appear on page 76 Table 56:

	Symbol Min Max Min Max Min Max Min Max  ODT Timing								-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
			ODT Tim	ing				1		<u>'</u>	
RTT synchronous turn-on delay	ODTL on				CWL + A	AL - 2CK				CK	38
RTT synchronous turn-off delay	ODTL off				CWL + A	AL - 2CK				CK	40
RTT turn-on from ODTL on reference	<sup>t</sup> AON	-400	400	-300	300	-250	250	-225	225	ps	23, 38
RTT turn-off from ODTL off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous RTT turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD				MIN = 2; 1	MAX = 8.5	5			ns	38
Asynchronous RTT turn-off delay (power-down with DLL off)	tAOFPD MIN = 2; MAX = 8.5								ns	40	
BL8									CK		
ODT HIGH time without WRITE command or with WRITE command and BC4  ODTH4  MIN = 4; MAX = n/a  C											
		Dyna	amic ODT	Timing							
RTT_NOM-to-RTT_WR change skew	ODTLCNW				WL -	2CK				CK	
RTT_WR-to-RTT_NOM change skew - BC4	ODTLcnw4				4CK + C	DTL off				CK	
RTT_WR-to-RTT_NOM change skew - BL8	ODTLcnw8				6CK + C	DTL off				CK	
RTT dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39
		Write	Leveling	g Timing							
First DQS, DQS# rising edge	<sup>t</sup> WLMRD	40	-	40	_	40	_	40	-	CK	
DQS, DQS# delay	<sup>t</sup> WLDQSEN	25	-	25	-	25	-	25	-	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS 325 - 245 - 195 - 165 -							ps			
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	325	-	245	-	195	-	165	-	ps	
Write leveling output delay	<sup>t</sup> WLO	0	9	0	9	0	9	0	7.5	ns	
Write leveling output error	<sup>t</sup> WLOE	0	2	0	2	0	2	0	2	ns	





#### **Notes**

- 1. Parameters are applicable with  $0^{\circ}\text{C} \le T_{\text{C}} \le +95^{\circ}\text{C}$  and  $VDD/VDDQ = +1.5V \pm 0.075V$ .
- 2. All voltages are referenced to Vss.
- 3. Output timings are only valid for RON34 output buffer selection.
- 4. Unit "tCK (AVG)" represents the actual tCK (AVG) of the input clock under operation. Unit "CK" represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and IDD tests may use a VIL-to-VIH swing of up to 900mV in the test environment, but input timing is still referenced to VREF (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between VIL(AC) and VIH(AC).
- 6. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (Table 56 on page 70 uses "CK" or "<sup>t</sup>CK [AVG]" interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- 7. The use of "strobe" or "DQSDIFF" refers to the DQS and DQS# differential crossing point when DQS is the rising edge. The use of "clock" or "CK" refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is VDDQ/2 for single-ended signals and the crossing point for differential signals (see Figure 29 on page 63).
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK(AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK (AVG) as a long-term jitter component; however, the spread-spectrum may not use a clock rate below <sup>t</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (<sup>t</sup>JITPER) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. <sup>t</sup>CH(ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. <sup>t</sup>CL(ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter (\(^1\)JTCC) is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.



- 17. The cumulative jitter error (<sup>t</sup>ERR*n*PER), where *n* is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over *n* number of clock cycles.
- 18. <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to VREF when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JITPER (larger of <sup>t</sup>JITPER(MIN) or <sup>t</sup>JITPER(MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MAX): <sup>t</sup>DQSCK (MIN), <sup>t</sup>LZ (DQS) MIN, <sup>t</sup>LZ (DQ) MIN, and <sup>t</sup>AON (MIN). The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MIN): <sup>t</sup>DQSCK (MAX), <sup>t</sup>HZ (MAX), <sup>t</sup>LZ (DQS) MAX, <sup>t</sup>LZ (DQ) MAX, and <sup>t</sup>AON (MAX). The parameter <sup>t</sup>RPRE (MIN) is derated by subtracting <sup>t</sup>JITPER (MAX), while <sup>t</sup>RPRE (MAX) is derated by subtracting <sup>t</sup>JITPER (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The <sup>t</sup>DQSCK DLL DIS parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).
- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- 29. <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values are for a single-ended 1 V/ns control/command/ address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports  ${}^t n$ PARAM (nCK) = RU( ${}^t$ PARAM [ns]/ ${}^t$ CK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support  ${}^t n$ RP (nCK) = RU( ${}^t$ RP/ ${}^t$ CK[AVG]) if all input clock jitter specifications are met. This means for DDR3-800 6-6-6, of which  ${}^t$ RP = 15ns, the device will support  ${}^t n$ RP = RU( ${}^t$ RP/ ${}^t$ CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.



- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when  $T_C$  is less than or equal to  $85^{o}$ C. This equates to an average refresh rate of  $7.8125\mu s$ . However, nine REFRESH commands should be asserted at least once every  $70.3\mu s$ . When  $T_C$  is greater than  $85^{o}$ C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 21 on page 52.
- 39. Half-clock output parameters must be derated by the actual <sup>t</sup>ERR<sub>10PER</sub> and <sup>t</sup>JITDTY when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>t</sup>ADC (MIN) and <sup>t</sup>AOF (MIN) are each required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JITDTY (MAX). The parameters <sup>t</sup>ADC (MAX) and <sup>t</sup>AOF (MAX) are required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JITDTY (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 22 on page 54. This output load is used for ODT timings (see Figure 29 on page 63).
- 41. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
- 42. Should the clock rate be larger than <sup>t</sup>RFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz) all REFRESH commands should be followed by a PRECHARGE All command.



## Command and Address Setup, Hold, and Derating

The total <sup>t</sup>IS (setup time) and <sup>t</sup>IH (hold time) required is calculated by adding the data sheet <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values (see Table 57; values come from Table 56 on page 70) to the  $\Delta^t$ IS and  $\Delta^t$ IH derating values (see Table 58 on page 80 and Table 59 on page 80), respectively. Example: <sup>t</sup>IS (total setup time) = <sup>t</sup>IS (base) +  $\Delta^t$ IS. For a valid transition, the input signal has to remain above/below VIH(AC)/VIL(AC) for some time <sup>t</sup>VAC (see Table 59 on page 80).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached VIH[AC]/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach VIH(AC)/VIL(AC) (see Figure 13 on page 44 for input signal requirements). For slew rates which fall between the values listed in Table 59 on page 80 and Table 60 on page 81, the derating values may be obtained by linear interpolation.

Setup (<sup>t</sup>IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (<sup>t</sup>IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region," use the nominal slew rate for derating value (see Figure 32 on page 82). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region," the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 34 on page 84).

Hold (<sup>t</sup>IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (<sup>t</sup>IH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region," use the nominal slew rate for derating value (see Figure 33 on page 83). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to the VREF(DC) level is used for derating value (see Figure 35 on page 85).

Table 57: Command and Address Setup and Hold Values Referenced at 1 V/ns - AC/DC-Based

Symbol	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	Reference
<sup>t</sup> IS (base) AC175	200	125	65	45	ps	Vih(ac)/Vil(ac)
<sup>t</sup> IS (base) AC150	350	275	190	170	ps	Vih(ac)/Vil(ac)
tIH (base) DC100	275	200	140	120	ps	VIH(DC)/VIL(DC)



Table 58: Derating Values for <sup>t</sup>IS/<sup>t</sup>IH - AC175/DC100-Based

	$\triangle^{t}$ IS, $\triangle^{t}$ IH Derating (ps) – AC/DC-Based AC175 Threshold: Vih(Ac) = VREF(DC) + 175mV, Vil(Ac) = VREF(DC) - 175mV															
CMD/						CK,	CK# E	Differe	ntial S	lew Ra	ite					
ADDR	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

Table 59: Derating Values for <sup>t</sup>IS/<sup>t</sup>IH - AC150/DC100-Based

		AC1	50 Thr	esholo	Δ <sup>t</sup> IS, Δ I: Vih(A	<sup>t</sup> IH Dei (C) = Vi	rating REF(DC)	(ps) - + 150i	AC/DC nV, VIL	·Based (AC) =	<b>V</b> REF(D	c) - 150	)mV			
CMD/						CK,	CK# E	Differe	ntial S	lew Ra	ite					
ADDR	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	∆ <sup>t</sup> IH	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10




# **Table 60:** Minimum Required Time <sup>t</sup>VAC Above VIH(Ac) for Valid Transition Below VIL(AC)

Slew Rate (V/ns)	<sup>t</sup> VAC at 175mV (ps)	<sup>t</sup> VAC at 150mV (ps)
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150




Figure 32: Nominal Slew Rate and <sup>t</sup>VAC for <sup>t</sup>IS (Command and Address - Clock)



Notes: 1. Both the clock and the strobe are drawn on different time scales.




Figure 33: Nominal Slew Rate for <sup>t</sup>IH (Command and Address - Clock)



Notes: 1. Both the clock and the strobe are drawn on different time scales.




Figure 34: Tangent Line for <sup>t</sup>IS (Command and Address - Clock)



Notes: 1. Both the clock and the strobe are drawn on different time scales.



Figure 35: Tangent Line for <sup>t</sup>IH (Command and Address - Clock)



Notes: 1. Both the clock and the strobe are drawn on different time scales.



## Data Setup, Hold, and Derating

The total <sup>t</sup>DS (setup time) and <sup>t</sup>DH (hold time) required is calculated by adding the data sheet <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values (see Table 61; values come from Table 56 on page 70) to the  $\Delta^t$ DS and  $\Delta^t$ DH derating values (see Table 62 on page 87), respectively. Example: <sup>t</sup>DS (total setup time) = <sup>t</sup>DS (base) +  $\Delta^t$ DS. For a valid transition, the input signal has to remain above/below VIH(AC)/VIL(AC) for some time <sup>t</sup>VAC (see Table 64 on page 88).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached VIH[AC]/VIL[AC]) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach VIH/VIL(AC). For slew rates which fall between the values listed in Table 63 on page 87, the derating values may obtained by linear interpolation.

Setup (<sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (<sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region," use the nominal slew rate for derating value (see Figure 36 on page 89). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region," the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 38 on page 91).

Hold (<sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (<sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region," use the nominal slew rate for derating value (see Figure 37 on page 90). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region," the slew rate of a tangent line to the actual signal from the "DC-to-VREF(DC) region" is used for derating value (see Figure 39 on page 92).

Table 61: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) - AC/DC-Based

Symbol	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	Reference
<sup>t</sup> DS (base) AC175	75	25	_	-	ps	VIH(AC)/VIL(AC)
<sup>t</sup> DS (base) AC150	125	75	30	10	ps	Vih(ac)/Vil(ac)
<sup>t</sup> DH (base) DC100	150	100	65	45	ps	Vih(dc)/Vil(dc)



Table 62: Derating Values for <sup>t</sup>DS/<sup>t</sup>DH - AC175/DC100-Based
Shaded cells indicate slew rate combinations not supported

				Δ	Δ <sup>t</sup> DS, Δ	tDH De	erating	g (ps) -	AC/D	C-Base	d					
						DQS	, DQS#	Differ	ential	Slew F	Rate					
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2	V/ns	1.0 V/ns	
Rate V/ns	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	-4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											-11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10

Table 63: Derating Values for <sup>t</sup>DS/<sup>t</sup>DH - AC150/DC100-Based Shaded cells indicate slew rate combinations not supported

				Δ	∆ <sup>t</sup> DS, ∆	<sup>t</sup> DH De	erating	(ps) -	AC/DO	C-Base	d					
						DQS	DQS#	Differ	ential	Slew I	Rate					
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6 V/ns		1.4 V/ns		1.2	V/ns	1.0 V/ns	
Rate V/ns	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}$ DS	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{\mathbf{t}}\mathbf{DS}$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{\mathbf{t}}\mathbf{DS}$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
8.0					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10




Table 64: Required Time <sup>t</sup>VAC Above VIH(AC) (Below VIL[AC]) for Valid Transition

	tVAC at 175mV (ps)	tVAC at 150mV (ps)
Slew Rate (V/ns)	Min	Min
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150




Figure 36: Nominal Slew Rate and <sup>t</sup>VAC for <sup>t</sup>DS (DQ - Strobe)



Notes: 1. Both the clock and the strobe are drawn on different time scales.




Figure 37: Nominal Slew Rate for <sup>t</sup>DH (DQ - Strobe)



Notes: 1. Both the clock and the strobe are drawn on different time scales.




Figure 38: Tangent Line for <sup>t</sup>DS (DQ - Strobe)



Notes: 1. Both the clock and the strobe are drawn on different time scales.



Figure 39: Tangent Line for <sup>t</sup>DH (DQ - Strobe)



Notes: 1. Both the clock and the strobe are drawn on different time scales.



## **Commands**

## **Truth Tables**

Table 65: Truth Table - Command

Notes 1-5 apply to the entire table

			CI	<b>KE</b>										
Function		Symbol	Prev Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]	Notes
MODE REGI	STER SET	MRS	Н	Н	L	L	L	L	ВА		OP (	ode		
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self refresh	entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
Self refresh	exit	SRX	L	Н	Н	V	V	V	V	V	V	V	V	6, 7
					L	Н	Н	Н						
Single-bank	PRECHARGE	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
PRECHARGE	all banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank ACTIV	ATE	ACT	Н	Н	L	L	Н	Н	ВА	R	ow add	ress (RA	4)	
WRITE	BL8MRS, BC4MRS	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	8
	BC4OTF	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	8
WRITE with auto	BL8MRS, BC4MRS	WRAP	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	WRAPS4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	8
	BL8OTF	WRAPS8	Н	Н	L	Н	L	L	BA	RFU	Н	Н	CA	8
READ	BL8MRS, BC4MRS	RD	Н	Н	L	Н	L	Н	ВА	RFU	V	L	CA	8
	BC4OTF	RDS4	Н	Н	L	Н	L	Н	ВА	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	L	CA	8
READ with auto	BL8MRS, BC4MRS	RDAP	Н	Н	L	Н	L	Н	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	RDAPS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	8
NO OPERAT	ION	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	9
Device DESE	LECTED	DES	Н	Н	Н	Х	Х	Х	Χ	Х	Х	Х	Х	10
Power-down	n entry	PDE	Н	L	L	Н	Н	Н	V	V	V	V	V	6
					Н	V	V	V						
Power-dowr	n exit	PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6, 11
					Н	V	V	V						
ZQ CALIBRA	TION LONG	ZQCL	Н	Н	L	Н	Н	L	Х	X X H X			12	
ZQ CALIBRA	TION SHORT	ZQCS	Н	Н	L	Н	Н	L	Χ	Χ	Χ	L	Х	

Notes

- 1. Commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-density and configuration-dependent.
- 2. RESET# is LOW enabled and used only for asynchronous reset. Thus, RESET# must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.



- 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care."
- 6. See Table 66 for additional information on CKE transition.
- 7. Self refresh exit is asynchronous.
- 8. Burst READs or WRITEs cannot be terminated or interrupted. MRS (fixed) and OTF BL/BC are defined in MR0.
- 9. The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate an operation that is executing.
- 10. The DES and NOP commands perform similarly.
- 11. The power-down mode does not perform any REFRESH operations.
- 12. ZQ CALIBRATION LONG is used for either ZQINIT (first ZQCL command during initialization) or ZQOPER (ZQCL command after initialization).

Table 66: Truth Table - CKE

Notes 1-2 apply to the entire table; see Table 65 on page 93 for additional command details

	СК	Œ			
Current State <sup>3</sup>	Previous Cycle <sup>4</sup> (n - 1)	Present Cycle <sup>4</sup>	Command <sup>5</sup> (RAS#, CAS#, WE#, CS#)	Action <sup>5</sup>	Notes
Power-down	L	L	"Don't Care"	Maintain power-down	
	L	Н	DES or NOP	Power-down exit	
Self refresh	L	L	"Don't Care"	Maintain self refresh	
	L	Н	DES or NOP	Self refresh exit	
Bank(s) active	Н	L	DES or NOP	Active power-down entry	
Reading	Н	L	DES or NOP	Power-down entry	
Writing	Н	L	DES or NOP	Power-down entry	
Precharging	Н	L	DES or NOP	Power-down entry	
Refreshing	Н	L	DES or NOP	Precharge power-down entry	
All banks idle	Н	L	DES or NOP	Precharge power-down entry	6
	Н	L	REFRESH	Self refresh	

Notes:

- 1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- <sup>t</sup>CKE (MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of <sup>t</sup>IS + <sup>t</sup>CKE (MIN) + <sup>t</sup>IH.
- 3. Current state = The state of the DRAM immediately prior to clock edge n.
- 4. CKE (n) is the logic state of CKE at clock edge n; CKE (n 1) was the state of CKE at the previous clock edge.
- 5. COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 65 on page 93). Action is a result of COMMAND. ODT does not affect the states described in this table and is not listed.
- 6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied. All self refresh exit and power-down exit parameters are also satisfied.

## **DESELECT (DES)**

The DES command (CS# HIGH) prevents new commands from being executed by the DRAM. Operations already in progress are not affected.



## **NO OPERATION (NOP)**

The NOP command (CS# LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **ZQ CALIBRATION**

## **ZQ CALIBRATION LONG (ZQCL)**

The ZQCL command is used to perform the initial calibration during a power-up initialization and reset sequence (see Figure 48 on page 109). This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated RON and ODT values.

The DRAM is allowed a timing window defined by either <sup>t</sup>ZQINIT or <sup>t</sup>ZQOPER to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter <sup>t</sup>ZQINIT must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter <sup>t</sup>ZQOPER to be satisfied.

#### **ZQ CALIBRATION SHORT (ZQCS)**

The ZQCS command is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter <sup>t</sup>ZQCS. A ZQCS command can effectively correct a minimum of 0.5% RoN and RTT impedance error within 64 clock cycles, assuming the maximum sensitivities specified in Table 43 on page 59 and Table 44 on page 60.

## **ACTIVATE**

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or active) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

#### **READ**

The READ command is used to initiate a burst read access to an active row. The address provided on inputs A[2:0] selects the starting column address depending on the burst length and burst type selected (see Table 71 on page 113 for additional information). The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto precharge is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the mode register) when the READ command is issued determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted. A summary of READ commands is shown in Table 67 on page 96.



Table 67: READ Command Summary

			CKE										
Function		Symbol	Previous Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [3:0]	An	A12	A10	A[11, 9:0]
READ	BL8MRS, BC4MRS	RD	Н		L	Н	L	Н	ВА	RFU	V	L	CA
	BC4OTF	RDS4	Н		L	Н	L	Н	ВА	RFU	L	L	CA
	BL8OTF	RDS8	Н		L	Н	L	I	ВА	RFU	Η	L	CA
READ	BL8MRS, BC4MRS	RDAP	Н		L	Н	L	Н	ВА	RFU	V	Η	CA
with auto precharge	BC4OTF	RDAPS4	Н		L	Н	L	Н	ВА	RFU	L	Н	CA
	BL8OTF	RDAPS8	Н		Ĺ	Н	L	Н	ВА	RFU	Н	Н	CA

#### **WRITE**

The WRITE command is used to initiate a burst write access to an active row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether or not auto precharge is used. The value on input A12 (if enabled in the MR) when the WRITE command is issued determines whether BC4 (chop) or BL8 is used. The WRITE command summary is shown in Table 68.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored and a WRITE will not be executed to that byte/column location.

Table 68: WRITE Command Summary

			CI	<b>KE</b>									
Function		Symbol	Prev Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [3:0]	An	A12	A10	A[11, 9:0]
WRITE	BL8MRS, BC4MRS	WR	H		L	Н	L	L	ВА	RFU	V	L	CA
	BC4OTF	WRS4	Н		L	Н	L	L	ВА	RFU	L	L	CA
	BL8OTF	WRS8	Н		L	Н	L	L	ВА	RFU	Н	L	CA
WRITE with	BL8MRS, BC4MRS	WRAP	Н		L	Н	L	L	ВА	RFU	V	Η	CA
auto precharge	BC4OTF	WRAPS4	ŀ	Н		Н	L	L	ВА	RFU	L	Н	CA
	BL8OTF	WRAPS8	ŀ	Н		Н	L	L	ВА	RFU	Н	Н	CA

#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge. A READ or WRITE command to a different bank is allowed during concurrent auto precharge as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is precharged, inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care." After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if



there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period is determined by the last PRECHARGE command issued to the bank.


#### **REFRESH**

REFRESH is used during normal operation of the DRAM and is analogous to CAS#-before-RAS# (CBR) refresh or auto refresh. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command. The DRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when  $T_C \leq 85^{\circ}\text{C}$  or 3.9µs MAX when  $T_C \leq 95^{\circ}\text{C}$ ). The REFRESH period begins when the REFRESH command is registered and ends  $^t$ RFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted to any given DRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. Self refresh may be entered with up to eight REFRESH commands being posted. After exiting self refresh (when entered with posted REFRESH commands) additional posting of REFRESH commands is allowed to the extent the maximum number of cumulative posted REFRESH commands (both pre and post self refresh) does not exceed eight REFRESH commands.

The posting limit of eight REFRESH commands is a JEDEC specification; however, as long as all the required number of REFRESH commands are issued within the refresh period (64ms), exceeding the eight posted REFRESH commands is allowed.

Figure 40: Refresh Mode



Notes: 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see "Power-Down Mode" on page 153).



- 2. The second REFRESH is not required but depicts two back-to-back REFRESH commands.
- 3. "Don't Care" if A10 is HIGH at this point; however, A10 must be HIGH if more than one bank is active (must precharge all active banks).
- 4. For operations shown, DM, DQ, and DQS signals are all "Don't Care"/High-Z.

#### **SELF REFRESH**

The SELF REFRESH command is used to retain data in the DRAM, even if the rest of the system is powered down. When in the self refresh mode, the DRAM retains data without external clocking. The self refresh mode is also a convenient method used to enable/disable the DLL (see "DLL Disable Mode" on page 98) as well as to change the clock frequency within the allowed synchronous operating range (see "Input Clock Frequency Change" on page 101). All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during self refresh mode operation. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during self refresh mode operation. VREFDQ may float or not drive VDDQ/2 while in the self refresh mode under certain conditions:

- VSS < VREFDQ < VDD is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other self refresh mode exit timing requirements are met.

#### **DLL Disable Mode**

If the DLL is disabled by the mode register (MR1[0] can be switched during initialization or later), the DRAM is targeted, but not guaranteed, to operate similarly to the normal mode with a few notable exceptions:

- The DRAM supports only one value of CAS latency (CL = 6) and one value of CAS WRITE latency (CWL = 6).
- DLL disable mode affects the read data clock-to-data strobe relationship (<sup>t</sup>DQSCK), but not the read data-to-data strobe relationship (<sup>t</sup>DQSQ, <sup>t</sup>QH). Special attention is needed to line the read data up with the controller time domain when the DLL is disabled.
- In normal operation (DLL on), <sup>t</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL disable mode, <sup>t</sup>DQSCK starts AL + CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of <sup>t</sup>DQSCK could be larger than <sup>t</sup>CK.

The ODT feature is not supported during DLL disable mode (including dynamic ODT). The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT\_NOM MR1[9, 6, 2] and RTT\_WR MR2[10, 9] to "0" while in the DLL disable mode.


Specific steps must be followed to switch between the DLL enable and DLL disable modes due to a gap in the allowed clock rates between the two modes (<sup>t</sup>CK [AVG] MAX and <sup>t</sup>CK [DLL disable] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during self refresh mode. Thus, the required procedure for switching from the DLL enable mode to the DLL disable mode is to change frequency during self refresh (see Figure 41 on page 99):

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT\_NOM and RTT\_WR are High-Z), set MR1[0] to "1" to disable the DLL.
- 2. Enter self refresh mode after <sup>t</sup>MOD has been satisfied.



- 3. After <sup>t</sup>CKSRE is satisfied, change the frequency to the desired clock rate.
- 4. Self refresh may be exited when the clock is stable with the new frequency for <sup>t</sup>CKSRX. After <sup>t</sup>XS is satisfied, update the mode registers with appropriate values.
- 5. The DRAM will be ready for its next command in the DLL disable mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. A ZQCL command should be issued with appropriate timings met as well.

Figure 41: DLL Enable Mode to DLL Disable Mode



Notes: 1.


- 1. Any valid command.
- 2. Disable DLL by setting MR1[0] to "1."
- 3. Enter SELF REFRESH.
- 4. Exit SELF REFRESH.
- 5. Update the mode registers with the DLL disable parameters setting.
- 6. Starting with the idle state, RTT is in the High-Z state.
- 7. Change frequency.
- 8. Clock must be stable <sup>t</sup>CKSRX.
- 9. Static LOW in case RTT\_NOM or RTT\_WR is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 42 on page 100).

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT\_NOM and RTT\_WR are High-Z), enter self refresh mode.
- 2. After <sup>t</sup>CKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for <sup>t</sup>CKSRX. After <sup>t</sup>XS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to "0" to enable the DLL. Wait <sup>t</sup>MRD, then set MR0[8] to "1" to enable DLL RESET.
- 4. After another <sup>t</sup>MRD delay is satisfied, then update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of <sup>t</sup>MRD or <sup>t</sup>MOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of <sup>t</sup>DLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met as well.



Figure 42: DLL Disable Mode to DLL Enable Mode



Notes:

- 1. Enter SELF REFRESH.
- 2. Exit SELF REFRESH.
- 3. Wait <sup>t</sup>XS, then set MR1[0] to "0" to enable DLL.
- 4. Wait <sup>t</sup>MRD, then set MR0[8] to "1" to begin DLL RESET.
- 5. Wait <sup>t</sup>MRD, update registers (CL, CWL, and write recovery may be necessary).
- 6. Wait <sup>t</sup>MOD, any valid command.
- 7. Starting with the idle state.
- 8. Change frequency.
- 9. Clock must be stable at least <sup>t</sup>CKSRX.
- 10. Static LOW in case RTT\_NOM or RTT\_WR is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter  $^tCKDLL\_DIS$ . Due to latency counter and timing restrictions, only CL=6 and CWL=6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (<sup>t</sup>DQSCK) but not the data strobe to data relationship (<sup>t</sup>DQSQ, <sup>t</sup>QH). Special attention is needed to line up read data to the controller time domain.

Compared to the DLL on mode where <sup>t</sup>DQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode <sup>t</sup>DQSCK starts AL + CL - 1 cycles after the READ command (see Figure 43 on page 101).

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.



Figure 43: DLL Disable <sup>t</sup>DQSCK Timing




Table 69: READ Electrical Characteristics, DLL Disable Mode

Parameter	Symbol	Min	Max	Units
Access window of DQS from CK, CK#	<sup>t</sup> DQSCK (dll_dis)	1	10	ns

## **Input Clock Frequency Change**

When the DDR3 SDRAM is initialized, it requires the clock to be stable during most normal states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate except what is allowed for by the clock jitter and spread spectrum clocking (SSC) specifications.


The input clock frequency can be changed from one stable clock rate to another under two conditions: self refresh mode and precharge power-down mode. Outside of these two modes, it is illegal to change the clock frequency. For the self refresh mode condition, when the DDR3 SDRAM has been successfully placed into self refresh mode and <sup>t</sup>CKSRE has been satisfied, the state of the clock becomes a "Don't Care." When the clock becomes a "Don't Care," changing the clock frequency is permissible, provided the new clock frequency is stable prior to <sup>t</sup>CKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met.

The precharge power-down mode condition is when the DDR3 SDRAM is in precharge power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT\_NOM and RTT\_WR must be disabled via MR1 and MR2. This ensures RTT\_NOM and RTT\_WR are in an off state prior to entering precharge power-down mode, and CKE must be at a logic LOW. A minimum of <sup>t</sup>CKSRE must occur after CKE goes LOW before the clock frequency can change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade (<sup>t</sup>CK [AVG] MIN to <sup>t</sup>CK [AVG] MAX). During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM <sup>t</sup>CKSRX before precharge power-down may be exited. After precharge power-down is exited and <sup>t</sup>XP has



been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT\_NOM and RTT\_WR must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency. This process is depicted in Figure 44.

Figure 44: Change Frequency During Precharge Power-Down



Notes:

- 1. Applicable for both slow-exit and fast-exit precharge power-down modes.
- 2. <sup>t</sup>AOFPD and <sup>t</sup>AOF must be satisfied and outputs High-Z prior to T1 (see "On-Die Termination (ODT)" on page 161 for exact requirements).
- 3. If the RTT\_NOM feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW ensuring RTT is in an off state. If the RTT\_NOM feature was disabled in the mode register prior to entering precharge power-down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.




## Write Leveling

For better signal integrity, DDR3 SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks. Write leveling is a scheme for the memory controller to adjust or deskew the DQS strobe (DQS, DQS#) to CK relationship at the DRAM with a simple feedback feature provided by the DRAM. Write leveling is generally used as part of the initialization process, if required. For normal DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQ function as outputs (to report the state of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the write leveling procedure must have adjustable delay settings on its DQS strobe to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from "0" to "1" is detected. The DQS delay established through this procedure helps ensure <sup>t</sup>DQSS, <sup>t</sup>DSS, and <sup>t</sup>DSH specifications in systems that use fly-by topology by deskewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 45.

Figure 45: Write Leveling Concept





When write leveling is enabled, the rising edge of DQS samples CK, and the prime DQ outputs the sampled CK's status. The prime DQ for a x4 or x8 configuration is DQ0 with all other DQ (DQ[7:1]) driving LOW. The prime DQ for a x16 configuration is DQ0 for the lower byte and DQ8 for the upper byte. It outputs the status of CK sampled by LDQS and UDQS. All other DQ (DQ[7:1], DQ[15:9]) continue to drive LOW. Two prime DQ on a x16 enable each byte lane to be leveled independently.

The write leveling mode register interacts with other mode registers to correctly configure the write leveling functionality. Besides using MR1[7] to disable/enable write leveling, MR1[12] must be used to enable/disable the output buffers. The ODT value, burst length, and so forth need to be selected as well. This interaction is shown in Table 70. It should also be noted that when the outputs are enabled during write leveling mode, the DQS buffers are set as inputs, and the DQ are set as outputs. Additionally, during write leveling mode, only the DQS strobe terminations are activated and deactivated via the ODT ball. The DQ remain disabled and are not affected by the ODT ball (see Table 70).

**Table 70:** Write Leveling Matrix
Note 1 applies to the entire table

MR1[7]	MR1[12]	MR1[3, 6, 9]		DRAM RTT_NOM  DQS DQ				
Write Leveling	Output Buffers	Rтт_noм Value	DRAM ODT Ball			DRAM State	Case	Notes
Disabled		See normal	operations			Write leveling not enabled	0	
Enabled (1)	Disabled (1)	n/a	Low	Off	Off	DQS not receiving: not terminated Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	1	2
		$20\Omega$ , $30\Omega$ , $40\Omega$ , $60\Omega$ , or $120\Omega$	High	On		DQS not receiving: terminated by RTT Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	2	
	Enabled (0)	n/a	Low	Off		DQS receiving: not terminated Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	3	3
		40Ω, 60Ω, or 120Ω	High	On		DQS receiving: terminated by RTT Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	4	

Notes:

- 1. Expected usage if used during write leveling: Case 1 may be used when DRAM are on a dual-rank module and on the rank not being levelized or on any rank of a module not being levelized on a multislotted system. Case 2 may be used when DRAM are on any rank of a module not being levelized on a multislotted system. Case 3 is generally not used. Case 4 is generally used when DRAM are on the rank that is being leveled.
- 2. Since the DRAM DQS is not being driven (MR1[12] = 1), DQS ignores the input strobe, and all RTT\_NOM values are allowed. This simulates a normal standby state to DQS.
- 3. Since the DRAM DQS is being driven (MR1[12] = 0), DQS captures the input strobe, and only some RTT\_NOM values are allowed. This simulates a normal write state to DQS.



#### Write Leveling Procedure

A memory controller initiates the DRAM write leveling mode by setting MR1[7] to a "1," assuming the other programable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the write leveling mode going from a High-Z state to an undefined driving state, so the DQ bus should not be driven. During write leveling mode, only the NOP or DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to a "1" in the other ranks. The memory controller may assert ODT after a <sup>t</sup>MOD delay as the DRAM will be ready to process the ODT transition. ODT should be turned on prior to DQS being driven LOW by at least ODTL on delay (WL - 2 <sup>t</sup>CK), provided it does not violate the aforementioned <sup>t</sup>MOD delay requirement.


The memory controller may drive DQS LOW and DQS# HIGH after <sup>t</sup>WLDQSEN has been satisfied. The controller may begin to toggle DQS after <sup>t</sup>WLMRD (one DQS toggle is DQS transitioning from a LOW state to a HIGH state with DQS# transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTL on and <sup>t</sup>AON must be satisfied at least one clock prior to DQS toggling.

After <sup>t</sup>WLMRD and a DQS LOW preamble (<sup>t</sup>WPRE) have been satisfied, the memory controller may provide either a single DQS toggle or multiple DQS toggles to sample CK for a given DQS-to-CK skew. Each DQS toggle must not violate <sup>t</sup>DQSL (MIN) and <sup>t</sup>DQSH (MIN) specifications. <sup>t</sup>DQSL (MAX) and <sup>t</sup>DQSH (MAX) specifications are not applicable during write leveling mode. The DQS must be able to distinguish the CK's rising edge within <sup>t</sup>WLS and <sup>t</sup>WLH. The prime DQ will output the CK's status asynchronously from the associated DQS rising edge CK capture within <sup>t</sup>WLO. The remaining DQ that always drive LOW when DQS is toggling must be LOW within <sup>t</sup>WLOE after the first <sup>t</sup>WLO is satisfied (the prime DQ going LOW). As previously noted, DQS is an input and not an output during this process. Figure 46 on page 106 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will likely sample each applicable prime DQ state and determine whether to increment or decrement its DQS delay setting. After the memory controller performs enough DQS toggles to detect the CK's "0-to-1" transition, the memory controller should lock the DQS delay setting for that DRAM. After locking the DQS setting, leveling for the rank will have been achieved, and the write leveling mode for the rank should be disabled or reprogrammed (if write leveling of another rank follows).



Figure 46: Write Leveling Sequence



Notes

- 1. MRS: Load MR1 to enter write leveling mode.
- 2. NOP: NOP or DES.
- DQS, DQS# needs to fulfill minimum pulse width requirements <sup>t</sup>DQSH (MIN) and <sup>t</sup>DQSL (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
- 4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
- 5. DRAM drives leveling feedback on a prime DQ (DQ0 for x4 and x8). The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.


#### Write Leveling Mode Exit Procedure

After the DRAM are leveled, they must exit from write leveling mode before the normal mode can be used. Figure 47 on page 107 depicts a general procedure in exiting write leveling mode. After the last rising DQS (capturing a "1" at T0), the memory controller should stop driving the DQS signals after <sup>t</sup>WLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at ~Tb0). The DQ balls become undefined when DQS no longer remains LOW, and they remain undefined until <sup>t</sup>MOD after the MRS command (at Te1).

The ODT input should be deasserted LOW such that ODTL off (MIN) expires after the DQS is no longer driving LOW. When ODT LOW satisfies <sup>t</sup>IS, ODT must be kept LOW (at ~Tb0) until the DRAM is ready for either another rank to be leveled or until the normal mode can be used. After DQS termination is switched off, write level mode should be disabled via the MRS command (at Tc2). After <sup>t</sup>MOD is satisfied (at Te1), any valid command may be registered by the DRAM. Some MRS commands may be issued after <sup>t</sup>MRD (at Td1).



Figure 47: Exit Write Leveling



Notes: 1. The DQ result, "= 1," between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state.



## **Operations**

#### Initialization

The following sequence is required for power up and initialization, as shown in Figure 48 on page 109:


1. Apply power. RESET# is recommended to be below  $0.2 \times VDDQ$  during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (RTT is also High-Z). All other inputs, including ODT, may be undefined.

During power up, either of the following conditions may exist and must be met:

- Condition A:
  - VDD and VDDQ are driven from a single-power converter output and are ramped with a maximum delta voltage between them of  $\Delta V \leq 300$ mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side, and must be greater than or equal to VSSQ and VSS on the other side.
  - Both VDD and VDDQ power supplies ramp to VDD (MIN) and VDDQ (MIN) within tVDDPR = 200ms.
  - VREFDQ tracks VDD  $\times$  0.5, VREFCA tracks VDD  $\times$  0.5.
  - VTT is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, <sup>t</sup>VTD should be greater than or equal to zero to avoid device latchup.
- Condition B:
  - VDD may be applied before or at the same time as VDDQ.
  - VDDQ may be applied before or at the same time as VTT, VREFDQ, and VREFCA.
  - No slope reversals are allowed in the power supply ramp for this condition.
- 2. Until stable power, maintain RESET# LOW to ensure the outputs remain disabled (High-Z). After the power is stable, RESET# must be LOW for at least 200µs to begin the initialization process. ODT will remain in the High-Z state while RESET# is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET# transitioning HIGH.
- 4. After RESET# transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After this CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least <sup>t</sup>IS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after <sup>t</sup>XPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. Issue an MRS command to MR0 with the applicable settings, including a DLL RESET command. <sup>t</sup>DLLK (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to normal operation, <sup>t</sup>ZQINIT must be satisfied.
- 11. When <sup>t</sup>DLLK and <sup>t</sup>ZQINIT have been satisfied, the DDR3 SDRAM will be ready for normal operation.



Figure 48: Initialization Sequence





# **Mode Registers**


Mode registers (MR0–MR3) are used to define various modes of programmable operations of the DDR3 SDRAM. A mode register is programmed via the MODE REGISTER SET (MRS) command during initialization, and it retains the stored information (except for MR0[8] which is self-clearing) until it is either reprogrammed, RESET# goes LOW, or until the device loses power.

Contents of a mode register can be altered by reexecuting the MRS command. If the user chooses to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (<sup>t</sup>RP is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: <sup>t</sup>MRD and <sup>t</sup>MOD.

The controller must wait <sup>t</sup>MRD before initiating any subsequent MRS commands (see Figure 49).

Figure 49: MRS-to-MRS Command Timing (<sup>t</sup>MRD)




Notes:

- 1. Prior to issuing the MRS command, all banks must be idle and precharged, <sup>t</sup>RP (MIN) must be satisfied, and no data bursts can be in progress.
- 2. <sup>t</sup>MRD specifies the MRS-to-MRS command minimum cycle time.
- 3. CKE must be registered HIGH from the MRS command until <sup>t</sup>MRSPDEN (MIN) (see "Power-Down Mode" on page 153).
- 4. For a CAS latency change, <sup>t</sup>XPDLL timing must be met before any nonMRS command.

The controller must also wait <sup>t</sup>MOD before initiating any nonMRS commands (excluding NOP and DES), as shown in Figure 50 on page 111. The DRAM requires <sup>t</sup>MOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until <sup>t</sup>MOD has been satisfied, the updated features are to be assumed unavailable.



Figure 50: MRS-to-nonMRS Command Timing (<sup>t</sup>MOD)



Notes:

- 1. Prior to issuing the MRS command, all banks must be idle (they must be precharged, <sup>t</sup>RP must be satisfied, and no data bursts can be in progress).
- 2. Prior to Ta2 when <sup>t</sup>MOD (MIN) is being satisfied, no commands (except NOP/DES) may be issued
- If RTT was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until <sup>1</sup>MOD (MIN) is satisfied at Ta2.
- 4. CKE must be registered HIGH from the MRS command until <sup>t</sup>MRSPDEN (MIN), at which time power-down may occur (see "Power-Down Mode" on page 153).

# Mode Register 0 (MR0)

The base register, MR0, is used to define various DDR3 SDRAM modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and precharge power-down mode, as shown in Figure 51 on page 112.


## **Burst Length**

Burst length is defined by MR0[1: 0] (see Figure 51 on page 112). Read and write accesses to the DDR3 SDRAM are burst-oriented, with the burst length being programmable to "4" (chop mode), "8" (fixed), or selectable using A12 during a READ/WRITE command (on-the-fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to "01" during a READ/WRITE command, if A12 = 0, then BC4 (chop) mode is selected. If A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE, are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to "4" and by A[i:3] when the burst length is set to "8" (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Figure 51: Mode Register 0 (MR0) Definitions



Notes: 1. MR0[16, 13, 7, 2] are reserved for future use and must be programmed to "0."

# **Burst Type**

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3], as shown in Figure 51. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 71 on page 113. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleave address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.



Table 71: Burst Order

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
4 chop	4 chop READ 0 0 0 0, 1, 2, 3, 2		0, 1, 2, 3, Z, Z, Z, Z	0, 1, 2, 3, Z, Z, Z, Z	1, 2
		0 0 1	1, 2, 3, 0, Z, Z, Z, Z	1, 0, 3, 2, Z, Z, Z, Z	1, 2
		010	2, 3, 0, 1, Z, Z, Z, Z	2, 3, 0, 1, Z, Z, Z, Z	1, 2
		011	3, 0, 1, 2, Z, Z, Z, Z	3, 2, 1, 0, Z, Z, Z, Z	1, 2
		100	4, 5, 6, 7, Z, Z, Z, Z	4, 5, 6, 7, Z, Z, Z, Z	1, 2
		101	5, 6, 7, 4, Z, Z, Z, Z	5, 4, 7, 6, Z, Z, Z, Z	1, 2
		110	6, 7, 4, 5, Z, Z, Z, Z	6, 7, 4, 5, Z, Z, Z, Z	1, 2
		111	7, 4, 5, 6, Z, Z, Z, Z	7, 6, 5, 4, Z, Z, Z, Z	1, 2
	WRITE	0 V V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	1, 3, 4
		1 V V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	1, 3, 4
8	READ	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	1
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	1
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	1
		100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	1
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	1
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	1
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1, 3

Notes:

- 1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
- 2. Z = Data and strobe output drivers are in tri-state.
- 3. V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input pins.
- 4. X = "Don't Care."

#### **DLL RESET**

DLL RESET is defined by MR0[8] (see Figure 51 on page 112). Programming MR0[8] to "1" activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of "0" after the DLL RESET function has been initiated.

Anytime the DLL RESET function is initiated, CKE must be HIGH and the clock held stable for 512 (<sup>t</sup>DLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications, such as <sup>t</sup>DQSCK timings.

#### **Write Recovery**

WRITE recovery time is defined by MR0[11:9] (see Figure 51 on page 112). Write recovery values of 5, 6, 7, 8, 10, or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of write recovery and is calculated by dividing  ${}^{t}WR$  (ns) by  ${}^{t}CK$  (ns) and rounding up a noninteger value to the next integer: WR (cycles) = roundup ( ${}^{t}WR$  [ns]/ ${}^{t}CK$  [ns]).



# Precharge Power-Down (Precharge PD)


The precharge PD bit applies only when precharge power-down mode is being used. When MR0[12] is set to "0," the DLL is off during precharge power-down providing a lower standby current mode; however, <sup>t</sup>XPDLL must be satisfied when exiting. When MR0[12] is set to "1," the DLL continues to run during precharge power-down mode to enable a faster exit of precharge power-down mode; however, <sup>t</sup>XP must be satisfied when exiting (see "Power-Down Mode" on page 153).

## CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 51 on page 112. CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. The CL can be set to 5, 6, 7, 8, 9, or 10. DDR3 SDRAM do not support half-clock latencies.

Examples of CL = 6 and CL = 8 are shown in Figure 52. If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n + m. Table 52 on page 66 through Table 54 on page 68 indicate the CLs supported at various operating frequencies.

Figure 52: READ Latency



es: 1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible.

2. Shown with nominal <sup>t</sup>DQSCK and nominal <sup>t</sup>DSDQ.




# **Mode Register 1 (MR1)**

The mode register 1 (MR1) controls additional functions and features not available in the other mode registers: Q OFF (OUTPUT DISABLE), TDQS (for the x8 configuration only), DLL ENABLE/DLL DISABLE, RTT\_NOM value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 53. The MR1 register is programmed via the MRS command and retains the stored information until it is reprogrammed, until RESET# goes LOW, or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided it is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.

Figure 53: Mode Register 1 (MR1) Definition



Notes

- 1. MR1[16, 13, 10, 8] are reserved for future use and must be programmed to "0."
- 2. During write leveling, if MR1[7] and MR1[12] are "1" then all RTT\_NOM values are available for use
- 3. During write leveling, if MR1[7] is a "1," but MR1[12] is a "0," then only RTT\_NOM write values are available for use.

### **DLL Enable/DLL Disable**

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 53. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering self refresh mode, the DLL is automatically disabled when entering SELF REFRESH operation and is automatically reenabled and reset upon exit of SELF REFRESH operation. If the DLL is disabled prior to entering self refresh mode, the DLL remains disabled even upon exit of SELF REFRESH operation until it is reenabled and reset.



The DRAM is not tested to check—nor does Micron warrant compliance with—normal mode timings or functionality when the DLL is disabled. An attempt has been made to have the DRAM operate in the normal mode where reasonably possible when the DLL has been disabled; however, by industry standard, a few known exceptions are defined:

- 1. ODT is not allowed to be used.
- 2. The output data is no longer edge-aligned to the clock.
- 3. CL and CWL can only be six clocks.

When the DLL is disabled, timing and functionality can vary from the normal operation specifications when the DLL is enabled (see "DLL Disable Mode" on page 98). Disabling the DLL also implies the need to change the clock frequency (see "Input Clock Frequency Change" on page 101).

### **Output Drive Strength**

The DDR3 SDRAM uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5, 1]. RZQ/7 (34 $\Omega$  [NOM]) is the primary output driver impedance setting for DDR3 SDRAM devices. To calibrate the output driver impedance, an external precision resistor (RZQ) is connected between the ZQ ball and VssQ. The value of the resistor must be 240 $\Omega$  ±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation, and all data sheet timings and current specifications are met during an update.

To meet the  $34\Omega$  specification, the output drive strength must be set to  $34\Omega$  during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3 SDRAM needs a calibration command that is part of the initialization and reset procedure.

#### **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 53 on page 115. When enabled (MR1[12] = 0), all outputs (DQ, DQS, DQS#) function when in the normal mode of operation. When disabled (MR1[12] = 1), all DDR3 SDRAM outputs (DQ and DQS, DQS#) are tri-stated. The output disable feature is intended to be used during IDD characterization of the READ current and during  $^t$ DQSS margining (write leveling) only.

#### **TDQS Enable**

Termination data strobe (TDQS) is a feature of the x8 DDR3 SDRAM configuration, which provides termination resistance (RTT), that may be useful in some system configurations. TDQS is not supported in x4 or x16 configurations. When enabled via the mode register (MR1[11]), the RTT that is applied to DQS and DQS# is also applied to TDQS and TDQS#. In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance RTT only. The OUTPUT DATA STROBE function of RDQS is not provided by TDQS; thus, RON does not apply to TDQS and TDQS#. The TDQS and DM functions share the same ball. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided, and the TDQS# ball is not used. The TDQS function is available in the x8 DDR3 SDRAM configuration only and must be disabled via the mode register for the x4 and x16 configurations.



#### **On-Die Termination**

ODT resistance RTT\_NOM is defined by MR1[9, 6, 2] (see Figure 53 on page 115). The RTT termination value applies to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls. DDR3 supports multiple RTT termination values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is  $240\Omega$ 

Unlike DDR2, DDR3 ODT must be turned off prior to reading data out and must remain off during a READ burst. RTT\_NOM termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode. Additionally, write accesses with dynamic ODT enabled (RTT\_WR) temporarily replaces RTT\_NOM with RTT\_WR.

The actual effective termination, RTT\_EFF, may be different from the RTT targeted due to nonlinearity of the termination. For RTT\_EFF values and calculations (see "On-Die Termination (ODT)" on page 161).

The ODT feature is designed to improve signal integrity of the memory channel by enabling the DDR3 SDRAM controller to independently turn on/off ODT for any or all devices. The ODT input control pin is used to determine when RTT is turned on (ODTL on) and off (ODTL off), assuming ODT has been enabled via MR1[9, 6, 2].

Timings for ODT are detailed in "On-Die Termination (ODT)" on page 161.

#### WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 53 on page 115. Write leveling is used (during initialization) to deskew the DQS strobe to clock offset as a result of fly-by topology designs. For better signal integrity, DDR3 SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks.

The fly-by topology benefits from a reduced number of stubs and their lengths. However, fly-by topology induces flight time skews between the clock and DQS strobe (and DQ) at each DRAM on the DIMM. Controllers will have a difficult time maintaining <sup>t</sup>DQSS, <sup>t</sup>DSS, and <sup>t</sup>DSH specifications without supporting write leveling in systems which use fly-by topology-based modules. Write leveling timing and detailed operation information is provided in "Write Leveling" on page 103.


## POSTED CAS ADDITIVE Latency (AL)

AL is supported to make the command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. MR1[4, 3] define the value of AL as shown in Figure 54 on page 118. MR1[4, 3] enable the user to program the DDR3 SDRAM with an AL = 0, CL - 1, or CL - 2.

With this feature, the DDR3 SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to  $^tRCD$  (MIN). The only restriction is ACTIVATE to READ or WRITE +  $AL \geq ^tRCD$  (MIN) must be satisfied. Assuming  $^tRCD$  (MIN) = CL, a typical application using this feature sets  $AL = CL - 1^tCK = ^tRCD$  (MIN) -  $1^tCK$ . The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL = AL + CL. WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL = AL + CWL (see "Mode Register 2 (MR2)" on page 118). Examples of READ and WRITE latencies are shown in Figure 54 on page 118 and Figure 56 on page 119.




Figure 54: READ Latency (AL = 5, CL = 6)



# **Mode Register 2 (MR2)**

The mode register 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT), and DYNAMIC ODT (RTT\_WR). These functions are controlled via the bits shown in Figure 55. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided it is performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.

Figure 55: Mode Register 2 (MR2) Definition




Notes: 1. MR2[16, 13:11, 8, and 2:0] are reserved for future use and must all be programmed to "0."



## **CAS Write Latency (CWL)**

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal write to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 55 on page 118). The overall WRITE latency (WL) is equal to CWL + AL (Figure 53 on page 115), as shown in Figure 56.

Figure 56: CAS Write Latency



#### **AUTO SELF REFRESH (ASR)**

Mode register MR2[6] is used to disable/enable the ASR function.

When ASR is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1X refresh rate). In the disabled mode, ASR requires the user to ensure the DRAM never exceeds a  $T_{\rm C}$  of 85°C while in self refresh unless the user enables the SRT feature listed below when the  $T_{\rm C}$  is between 85°C and 95°C.

Enabling ASR assumes the DRAM self refresh rate is changed automatically from 1X to 2X when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard self refresh current specifications do not apply (see "Extended Temperature Usage" on page 152).

## **SELF REFRESH TEMPERATURE (SRT)**

Mode register MR2[7] is used to disable/enable the SRT function. When SRT is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1X refresh rate). In the disabled mode, SRT requires the user to ensure the DRAM never exceeds a  $T_{\rm C}$  of 85°C while in self refresh mode unless the user enables ASR.

When SRT is enabled, the DRAM self refresh is changed internally from 1X to 2X, regardless of the case temperature. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if SRT is enabled, the standard self refresh current specifications do not apply (see "Extended Temperature Usage" on page 152).



#### SRT vs. ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be disabled throughout operation. However, if the extended temperature option of 95°C is needed, the user is required to provide a 2X refresh rate during (manual) refresh and to enable either the SRT or the ASR to ensure self refresh is performed at the 2X rate.

SRT forces the DRAM to switch the internal self refresh rate from 1X to 2X. Self refresh is performed at the 2X refresh rate regardless of the case temperature.

ASR automatically switches the DRAM's internal self refresh rate from 1X to 2X. However, while in self refresh mode, ASR enables the refresh rate to automatically adjust between 1X to 2X over the supported temperature range. One other disadvantage with ASR is the DRAM cannot always switch from a 1X to a 2X refresh rate at an exact case temperature of 85°C. Although the DRAM will support data integrity when it switches from a 1X to a 2X refresh rate, it may switch at a lower temperature than 85°C.

Since only one mode is neccesary, SRT and ASR cannot be enabled at the same time.

#### DYNAMIC ODT

The dynamic ODT (RTT\_WR) feature is defined by MR2[10, 9]. Dynamic ODT is enabled when a value is selected. This new DDR3 SDRAM feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination "on-the-fly."

With dynamic ODT (RTT\_WR) enabled, the DRAM switches from normal ODT (RTT\_NOM) to dynamic ODT (RTT\_WR) when beginning a WRITE burst and subsequently switches back to ODT (RTT\_NOM) at the completion of the WRITE burst. If RTT\_NOM is disabled, the RTT\_NOM value will be High-Z. Special timing parameters must be adhered to when dynamic ODT (RTT\_WR) is enabled: ODTLCNW, ODTLCNW4, ODTLCNW8, ODTH4, ODTH8, and <sup>t</sup>ADC.


Dynamic ODT is only applicable during WRITE cycles. If ODT (RTT\_NOM) is disabled, dynamic ODT (RTT\_WR) is still permitted. RTT\_NOM and RTT\_WR can be used independent of one other. Dynamic ODT is not available during write leveling mode, regardless of the state of ODT (RTT\_NOM). For details on dynamic ODT operation, refer to "On-Die Termination (ODT)" on page 161.



# **Mode Register 3 (MR3)**

The mode register 3 (MR3) controls additional functions and features not available in the other mode registers. Currently defined is the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 57. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided it is performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time <sup>t</sup>MRD and <sup>t</sup>MOD before initiating a subsequent operation.

Figure 57: Mode Register 3 (MR3) Definition



Notes:

- 1. MR3[16 and 13:4] are reserved for future use and must all be programmed to "0."
- 2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
- 3. Intended to be used for READ synchronization.

### **MULTIPURPOSE REGISTER (MPR)**


The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register, and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 58 on page 122.

If MR3[2] is a "0," then the MPR access is disabled, and the DRAM operates in normal mode. However, if MR3[2] is a "1," then the DRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0, 1]. If MR3[0, 1] is equal to "00," then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3, and MR3[2] = 1 (see Table 72 on page 122). Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and  ${}^{t}$ RP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued, is defined by MR3[1:0] when the MPR is enabled (see Table 73 on page 123). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2] = 0). Power-down mode, self refresh, and any other nonREAD/RDAP command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.



Figure 58: Multipurpose Register (MPR) Block Diagram



Notes:

- 1. A predefined data pattern can be read out of the MPR with an external READ command.
- 2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.

Table 72: MPR Functional Description of MR3 Bits

MR3[2]	MR3[1:0]		
MPR	MPR READ Function	Function	
0	"Don't Care"	Normal operation, no MPR transaction All subsequent READs come from the DRAM memory array All subsequent WRITEs go to the DRAM memory array	
1	A[1:0] (see Table 73 on page 123)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and 2	

#### **MPR Functional Description**

The MPR JEDEC definition allows for either a prime DQ (DQ0 on a x4 and a x8; on a x16, DQ0 = lower byte and DQ8 = upper byte) to output the MPR data with the remaining DQs driven LOW or for all DQs to output the MPR data . The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable, provided the DLL is locked as required.

MPR addressing for a valid MPR read is as follows:

- A[1:0] must be set to "00" as the burst order is fixed per nibble
- A2 selects the burst order:
  - BL8, A2 is set to "0," and the burst order is fixed to 0, 1, 2, 3, 4, 5, 6, 7
- For burst chop 4 cases, the burst order is switched on the nibble base and:
  - A2 = 0; burst order = 0, 1, 2, 3
  - A2 = 1; burst order = 4, 5, 6, 7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"



- A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"

# MPR Register Address Definitions and Bursting Order

The MPR currently supports a single data format. This data format is a predefined read pattern for system calibration. The predefined pattern is always a repeating 0–1 bit pattern.


Examples of the different types of predefined READ pattern bursts are shown in Figure 59 on page 124, Figure 60 on page 125, Figure 61 on page 126, and Figure 62 on page 127.

Table 73: MPR Readouts and Burst Order Bit Mapping

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	00	READ predefined pattern for system	BL8	000	Burst order: 0, 1, 2, 3, 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
		calibration	BC4	000	Burst order: 0, 1, 2, 3 Predefined pattern: 0, 1, 0, 1
			BC4	100	Burst order: 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1
1	01	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	10	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	11	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a

Notes: 1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selected MPR agent.

Figure 59: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout




Notes: 1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

2Gb: x4, x8, x16 DDR3 SDRAM Operations

Figure 60: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout




Notes: 1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

2Gb: x4, x8, x16 DDR3 SDRAM Operations

Figure 61: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble



- Notes: 1. READ with BC4 either by MRS or OTF.
  - 2. Memory controller must drive 0 on A[1:0].
  - 3. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .
  - 4. A2 = 1 selects upper 4 nibble bits 4 . . . 7.

DQ

Tc1 Tc0 Tc2 Tc4 Tc5 Tc7 Tc3 Tc6 Tc8 Tc9 CK# CK Command PREA MRS XXXREAD<sup>1</sup>XXXREAD<sup>1</sup>XX NOP NOP X///X NOP X///X NOP X///X NOP NOP (/// NOP X/>Y Valid X/ tMOD tccD t<sub>MPRR</sub> tMOD A[9:3] ////// X 00 V/ X Valid V/ X Valid V// A10/AP \( \) A11 /////// 0 \( // \)\( \Valid \)\( // \)\( \Valid \)\( // // \) RL DQS, DQS#

RL

Figure 62: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble

Notes: 1. READ with BC4 either by MRS or OTF.

- 2. Memory controller must drive 0 on A[1:0].
- 3. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .
- 4. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .

Tc10

Indicates a Break in

Time Scale

Don't Care

Td



#### MPR Read Predefined Pattern

The predetermined read calibration pattern is a fixed pattern of 0, 1, 0, 1, 0, 1, 0, 1. The following is an example of using the read out predetermined read calibration pattern. The example is to perform multiple reads from the multipurpose register in order to do system level read timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the read calibration:

- · Precharge all banks
- After <sup>t</sup>RP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0] = 00. This redirects all subsequent reads and loads the predefined pattern into the MPR. As soon as <sup>t</sup>MRD and <sup>t</sup>MOD are satisfied, the MPR is available
- Data WRITE operations are not allowed until the MPR returns to the normal DRAM state
- Issue a read with burst order information (all other address pins are "Don't Care"):
  - A[1:0] = 00 (data burst order is fixed starting at nibble)
  - -A2 = 0 (for BL8, burst order is fixed as 0, 1, 2, 3, 4, 5, 6, 7)
  - A12 = 1(use BL8)
- After RL = AL + CL, the DRAM bursts out the predefined read calibration pattern (0, 1, 0, 1, 0, 1, 0, 1)
- The memory controller repeats the calibration reads until read data capture at memory controller is optimized
- After the last MPR READ burst and after <sup>t</sup>MPRR has been satisfied, issue MRS, MR3[2] = 0, and MR3[1:0] = "Don't Care" to the normal DRAM state. All subsequent read and write accesses will be regular reads and writes from/to the DRAM array
- When <sup>t</sup>MRD and <sup>t</sup>MOD are satisfied from the last MRS, the regular DRAM commands (such as activate a memory bank for regular read or write access) are permitted

## **MODE REGISTER SET (MRS)**

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determine which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (<sup>t</sup>RP is satisfied and no data bursts are in progress). The controller must wait the specified time <sup>t</sup>MRD before initiating a subsequent operation such as an ACTI-VATE command (see Figure 49 on page 110). There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by <sup>t</sup>MOD. Both <sup>t</sup>MRD and <sup>t</sup>MOD parameters are shown in Figure 49 on page 110 and Figure 50 on page 111. Violating either of these requirements will result in unspecified operation.

# **ZQ CALIBRATION**

The ZQ CALIBRATION command is used to calibrate the DRAM output drivers (Ron) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated  $240\Omega$  ( $\pm 1$  percent) external resistor is connected from the DRAM's ZQ ball to VSSQ.



DDR3 SDRAM need a longer time to calibrate RoN and ODT at power-up initialization and self refresh exit and a relatively shorter time to perform periodic calibrations. DDR3 SDRAM defines two ZQ CALIBRATION commands: ZQ CALIBRATION LONG (ZQCL) and ZQ CALIBRATION SHORT (ZQCS). An example of ZQ calibration timing is shown in Figure 63.

All banks must be precharged and <sup>t</sup>RP must be met before ZQCL or ZQCS commands can be issued to the DRAM. No other activities (other than another ZQCL or ZQCS command may be issued to another DRAM) can be performed on the DRAM channel by the controller for the duration of <sup>t</sup>ZQINIT or <sup>t</sup>ZQOPER. The quiet time on the DRAM channel helps accurately calibrate RON and ODT. After DRAM calibration is achieved, the DRAM should disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon self refresh exit, an explicit ZQCL is required if ZQ calibration is desired.

In dual-rank systems that share the ZQ resistor between devices, the controller must not allow overlap of <sup>t</sup>ZQINIT, <sup>t</sup>ZQOPER, or <sup>t</sup>ZQCS between ranks.

Ta0 Ta1 Ta2 Ta3 Th0 Th1 Tc0 Tc1 Tc2 Valid Valid Address Valid Valid A10 hile\/ ODT High-Z Activities High-Z tzQinit or tzQoper tzocs Indicates a Break in Don't Care

Figure 63: ZQ Calibration Timing (ZQCL and ZQCS)

Notes

- 1. CKE must be continuously registered HIGH during the calibration procedure.
- 2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be High-Z during calibration.

## **ACTIVATE**

Before any READ or WRITE commands can be issued to a bank within the DRAM, a row in that bank must be opened (activated). This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row, subject to the  ${}^{t}RCD$  specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to  ${}^{t}RCD$  (MIN). In this operation, the DRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to  ${}^{t}RCD$  (MIN) with the requirement that (ACTIVATE-to-READ/WRITE) + AL  $\geq$   ${}^{t}RCD$  (MIN) (see "POSTED CAS ADDITIVE Latency (AL)" on page 117).  ${}^{t}RCD$  (MIN) should be divided by the clock period and rounded up to



the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.

When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to <sup>t</sup>CCD (MIN).

A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by <sup>t</sup>RC.

A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by <sup>t</sup>RRD. No more than four bank ACTIVATE commands may be issued in a given <sup>t</sup>FAW (MIN) period, and the <sup>t</sup>RRD (MIN) restriction still applies. The <sup>t</sup>FAW (MIN) parameter applies, regardless of the number of banks already opened or closed.

Figure 64: Example: Meeting <sup>t</sup>RRD (MIN) and <sup>t</sup>RCD (MIN)





Figure 65: Example: tFAW






## **READ**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address is available READ latency (RL) clocks later. RL is defined as the sum of POSTED CAS ADDITIVE latency (AL) and CAS latency (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK#). Figure 66 shows an example of RL based on a CL setting of 8 and an AL setting of 0.

Figure 66: READ Latency




Notes: 1. DO n = data-out from column n.

2. Subsequent elements of data-out appear in the programmed order following DO n.

DQS, DQS# is driven by the DRAM along with the output data. The initial low state on DQS and HIGH state on DQS# is known as the READ preamble (<sup>t</sup>RPRE). The low state on DQS and the HIGH state on DQS#, coincident with the last data-out element, is known as the READ postamble (<sup>t</sup>RPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ will go High-Z. A detailed explanation of <sup>t</sup>DQSQ (valid data-out skew), <sup>t</sup>QH (data-out window hold), and the valid data window are depicted in Figure 77 on page 139. A detailed explanation of <sup>t</sup>DQSCK (DQS transition skew to CK) is also depicted in Figure 77 on page 139.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued <sup>t</sup>CCD cycles after the first READ command. This is shown for BL8 in Figure 67 on page 133. If BC4 is enabled, <sup>t</sup>CCD must still be met which will cause a gap in the data output, as shown in Figure 68 on page 133. Nonconsecutive read data is reflected in Figure 69 on page 134. DDR3 SDRAM do not allow interrupting or truncating any READ burst.






Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 70 on page 134 (BC4 is shown in Figure 71 on page 135). To ensure the read data is completed before the write data is on the bus, the minimum READ-to-WRITE timing is  $RL + {}^tCCD - WL + 2{}^tCK$ .

A READ burst may be followed by a PRECHARGE command to the same bank provided auto precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called <sup>t</sup>RTP (READ-to-PRECHARGE). <sup>t</sup>RTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 72 on page 135 and BC4 in Figure 73 on page 136. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DRAM starts an auto precharge operation on the rising edge which is AL  $^{\rm t}$ RTP cycles after the READ command. DRAM support a  $^{\rm t}$ RAS lockout feature (see Figure 75 on page 136). If  $^{\rm t}$ RAS (MIN) is not satisfied at the edge, the starting point of the auto precharge operation will be delayed until  $^{\rm t}$ RAS (MIN) is satisfied. If  $^{\rm t}$ RTP (MIN) is not satisfied at the edge, the starting point of the auto precharge operation will be delayed until  $^{\rm t}$ RTP (MIN) is satisfied. In case the internal precharge is pushed out by  $^{\rm t}$ RTP,  $^{\rm t}$ RP starts at the point at which the internal precharge happens (not at the next rising clock edge after this event). The time from READ with auto precharge to the next ACTIVATE command to the same bank is AL + ( $^{\rm t}$ RTP +  $^{\rm t}$ RP)\*, where "\*" means rounded up to the next integer. In any event, internal precharge does not start earlier than four clocks after the last 8*n*-bit prefetch.


Figure 67: Consecutive READ Bursts (BL8)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.
- 3. DO n (or b) = data-out from column n (or column b).
- 4. BL8, RL = 5 (CL = 5, AL = 0).

Figure 68: Consecutive READ Bursts (BC4)




1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4.

2Gb: x4, x8, x16 DDR3 SDRAM Operations

- 3. DO n (or b) = data-out from column n (or column b).
- 4. BC4, RL = 5 (CL = 5, AL = 0).

Figure 69: Nonconsecutive READ Bursts




Transitioning Data Don't Care

2Gb: x4, x8, x16 DDR3 SDRAM Operations

Notes: 1. AL = 0, RL = 8.

- 2. DO n (or b) = data-out from column n (or column b).
- 3. Seven subsequent elements of data-out appear in the programmed order following DO n.
- 4. Seven subsequent elements of data-out appear in the programmed order following DO b.


Figure 70: READ (BL8) to WRITE (BL8)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6.
- 3. DO n = data-out from column, DI b = data-in for column b.
- 4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).


Figure 71: READ (BC4) to WRITE (BC4) OTF



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.
- 3. DO n = data-out from column n; DI n = data-in from column b.
- 4. BC4, RL = 5 (AL 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

Figure 72: READ to PRECHARGE (BL8)



Transitioning Data Don't Care





Figure 73: READ to PRECHARGE (BC4)




Figure 74: READ to PRECHARGE (AL = 5, CL = 6)






Figure 75: READ with Auto Precharge (AL = 4, CL = 6)



Transitioning Data Don't Care

2Gb: x4, x8, x16 DDR3 SDRAM Operations






A DQS to DQ output timing is shown in Figure 76 on page 138. The DQ transitions between valid data outputs must be within <sup>t</sup>DQSQ of the crossing point of DQS, DQS#. DQS must also maintain a minimum HIGH and LOW time of <sup>t</sup>QSH and <sup>t</sup>QSL. Prior to the READ preamble, the DQ balls will either be floating or terminated depending on the status of the ODT signal.

Figure 77 on page 139 shows the strobe-to-clock timing during a READ. The crossing point DQS, DQS# must transition within  $\pm^t$ DQSCK of the clock crossing point. The data out has no timing relationship to clock, only to DQS, as shown in Figure 77 on page 139.

Figure 77 on page 139 also shows the READ preamble and postamble. Normally, both DQS and DQS# are High-Z to save power (VDDQ). Prior to data output from the DRAM, DQS is driven LOW and DQS# is HIGH for <sup>t</sup>RPRE. This is known as the READ preamble.

The READ postamble, <sup>t</sup>RPST, is one half clock from the last DQS, DQS# transition. During the READ postamble, DQS is driven LOW and DQS# is HIGH. When complete, the DQ will either be disabled or will continue terminating depending on the state of the ODT signal. Figure 82 on page 142 demonstrates how to measure <sup>t</sup>RPST.

Figure 76: Data Output Timing - <sup>t</sup>DQSQ and Data Valid Window



Transitioning Data

Don't Care

- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.
  - 3. DO n = data-out from column n.
  - 4. BL8, RL = 5 (AL = 0, CL = 5).
  - 5. Output timings are referenced to VDDQ/2 and DLL on and locked.
  - 6. <sup>t</sup>DQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to clock.
  - 7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.



2Gb: x4, x8, x16 DDR3 SDRAM Operations



<sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving <sup>t</sup>HZ (DQS) and <sup>t</sup>HZ (DQ) or begins driving <sup>t</sup>LZ (DQS), <sup>t</sup>LZ (DQ). Figure 78 shows a method to calculate the point when the device is no longer driving <sup>t</sup>HZ (DQS) and <sup>t</sup>HZ (DQ) or begins driving <sup>t</sup>LZ (DQS), <sup>t</sup>LZ (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters <sup>t</sup>LZ (DQS), <sup>t</sup>LZ (DQ), <sup>t</sup>HZ (DQS), and <sup>t</sup>HZ (DQ) are defined as single-ended.

Figure 77: Data Strobe Timing - READs





Figure 78: Method for Calculating <sup>t</sup>LZ and <sup>t</sup>HZ



1. Within a burst, the rising strobe edge is not necessarily fixed at <sup>†</sup>DQSCK (MIN) or <sup>†</sup>DQSCK Notes: (MAX). Instead, the rising strobe edge can vary between <sup>t</sup>DQSCK (MIN) and <sup>t</sup>DQSCK (MAX).

- 2. The DQS high pulse width is defined by <sup>t</sup>QSH, and the DQS low pulse width is defined by <sup>t</sup>QSL. Likewise, <sup>t</sup>LZ (DQS) MIN and <sup>t</sup>HZ (DQS) MIN are not tied to <sup>t</sup>DQSCK (MIN) (early strobe case) and <sup>t</sup>LZ (DQS) MAX and <sup>t</sup>HZ (DQS) MAX are not tied to <sup>t</sup>DQSCK (MAX) (late strobe case); however, they tend to track one another.
- 3. The minimum pulse width of the READ preamble is defined by <sup>t</sup>RPRE (MIN). The minimum pulse width of the READ postamble is defined by <sup>t</sup>RPST (MIN).



Figure 79: <sup>t</sup>RPRE Timing





Figure 80: <sup>t</sup>RPST Timing





## WRITE

WRITE bursts are initiated with a WRITE command. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 83 on page 143 through Figure 91 on page 148, auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQS following the WRITE latency (WL) clocks later and subsequent data elements will be registered on successive edges of DQS. WRITE latency (WL) is defined as the sum of POSTED CAS ADDITIVE latency (AL) and CAS WRITE latency (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR0 and MR2 registers, respectively. Prior to the first valid DQS edge, a full cycle is needed (including a dummy crossover of DQS, DQS#) and specified as the WRITE preamble shown in Figure 83 on page 143. The half cycle on DQS following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQS is WL clocks  $\pm^t$ DQSS. Figure 84 on page 144 through Figure 91 on page 148 show the nominal case where  $^t$ DQSS = 0ns; however, Figure 83 on page 143 includes  $^t$ DQSS (MIN) and  $^t$ DQSS (MAX) cases.

Data may be masked from completing a WRITE using data mask. The mask occurs on the DM ball aligned to the write data. If DM is LOW, the write completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z, and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be <sup>t</sup>CCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figures 84 and 85 on page 144 show concatenated bursts. An example of nonconsecutive WRITEs is shown in Figure 86 on page 145.

Data for any WRITE burst may be followed by a subsequent READ command after <sup>t</sup>WTR has been met (see Figures 87 and 88 on page 146 and Figure 89 on page 147).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command providing <sup>t</sup>WR has been met, as shown in Figure 90 on page 148 and Figure 91 on page 148.

Both <sup>t</sup>WTR and <sup>t</sup>WR starting time may vary depending on the mode register settings (fixed BC4, BL8 vs. OTF).



Figure 81: <sup>t</sup>WPRE Timing




Figure 82: <sup>t</sup>WPST Timing








Figure 83: Write Burst



Notes:


- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE command at T0.
- 3. DI n = data-in for column n.
- 4. BL8, WL = 5 (AL = 0, CWL = 5).
- 5. <sup>t</sup>DQSS must be met at each rising clock edge.
- 6. <sup>t</sup>WPST is usually depicted as ending at the crossing of DQS, DQS#; however, <sup>t</sup>WPST actually ends when DQS no longer drives LOW and DQS# no longer drives HIGH.

Figure 84: Consecutive WRITE (BL8) to WRITE (BL8)



- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.
  - 3. DI n (or b) = data-in for column n (or column b).
  - 4. BL8, WL = 5 (AL = 0, CWL = 5).

Figure 85: Consecutive WRITE (BC4) to WRITE (BC4) via MRS or OTF




Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. BC4, WL = 5 (AL = 0, CWL = 5).
- 3. DI n (or b) = data-in for column n (or column b).
- 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.

2Gb: x4, x8, x16 DDR3 SDRAM Operations




Figure 86: Nonconsecutive WRITE to WRITE



Notes: 1. DI n (or b) = data-in for column n (or column b).

- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Each WRITE command may be to any bank.
- 4. Shown for WL = 7 (CWL = 7, AL = 0).

Figure 87: WRITE (BL8) to READ (BL8)




- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T9.
  - 3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0. The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.
  - 4. DI n = data-in for column n.
  - 5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).




2Gb: x4, x8, x16 DDR3 SDRAM Operations

Figure 88: WRITE to READ (BC4 Mode Register Setting)



- Notes:
- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. <sup>t</sup>WTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).

Figure 89: WRITE (BC4 OTF) to READ (BC4 OTF)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. <sup>t</sup>WTR controls the WRITE-to-READ delay to the same device and starts after <sup>t</sup>BL.
- 3. The BC4 OTF setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and the READ command at Tn.
- 4. DI n = data-in for column n.
- 5. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).








Figure 90: WRITE (BL8) to PRECHARGE



Notes: 1. DI

- 1. DI n = data-in from column n.
- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n
- 3. Shown for WL = 7 (AL = 0, CWL = 7).

Figure 91: WRITE (BC4 Mode Register Setting) to PRECHARGE




Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (<sup>t</sup>WR) is referenced from the first rising clock edge after the last write data is shown at T7. <sup>t</sup>WR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5, RL = 5.



Figure 92: WRITE (BC4 OTF) to PRECHARGE



Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (<sup>t</sup>WR) is referenced from the rising clock edge at T9. <sup>t</sup>WR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (OTF), WL = 5, RL = 5.

### **DQ Input Timing**


Figure 83 on page 143 shows the strobe to clock timing during a WRITE. DQS, DQS# must transition within  $0.25^t$ CK of the clock transitions as limited by  $^t$ DQSS. All data and data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not the clock crossing.

The WRITE preamble and postamble are also shown. One clock prior to data input to the DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven LOW (DQS# is driven HIGH) during the WRITE preamble, <sup>t</sup>WPRE. Likewise, DQS must be kept LOW by the controller after the last data is written to the DRAM during the WRITE postamble, <sup>t</sup>WPST.

Data setup and hold times are shown in Figure 93 on page 149. All setup and hold times are measured from the crossing points of DQS and DQS#. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by <sup>t</sup>DQSH and <sup>t</sup>DQSL.

Figure 93: Data Input Timing





#### **PRECHARGE**

Input A10 determines whether one bank or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA[2:0] select the bank.

When all banks are to be precharged, inputs BA[2:0] are treated as "Don't Care." After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued.

#### **SELF REFRESH**

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering self refresh and is automatically enabled and reset upon exiting self refresh. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during self refresh mode operation. VREFDQ may float or not drive VDDQ/2 while in the self refresh mode under certain conditions:

- VSS < VrefDQ < VDD is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- · All other self refresh mode exit timing requirements are met

The DRAM must be idle with all banks in the precharge state (<sup>t</sup>RP is satisfied and no bursts are in progress) before a self refresh entry command can be issued. ODT must also be turned off before self refresh entry by registering the ODT ball LOW prior to the self refresh entry command (see "On-Die Termination (ODT)" on page 161 for timing requirements). If RTT\_NOM and RTT\_WR are disabled in the mode registers, ODT can be a "Don't Care." After the self refresh entry command is registered, CKE must be held LOW to keep the DRAM in self refresh mode.


After the DRAM has entered self refresh mode, all external control signals, except CKE and RESET#, become "Don't Care." The DRAM initiates a minimum of one REFRESH command internally within the <sup>t</sup>CKE period when it enters self refresh mode.

The requirements for entering and exiting self refresh mode depend on the state of the clock during self refresh mode. First and foremost, the clock must be stable (meeting <sup>t</sup>CK specifications) when self refresh mode is entered. If the clock remains stable and the frequency is not altered while in self refresh mode, then the DRAM is allowed to exit self refresh mode after <sup>t</sup>CKESR is satisfied (CKE is allowed to transition HIGH <sup>t</sup>CKESR later than when CKE was registered LOW). Since the clock remains stable in self refresh mode (no frequency change), <sup>t</sup>CKSRE and <sup>t</sup>CKSRX are not required. However, if the clock is altered during self refresh mode (turned-off or frequency change), then <sup>t</sup>CKSRE and <sup>t</sup>CKSRX must be satisfied. When entering self refresh mode, <sup>t</sup>CKSRE must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during self refresh exit, NOP or DES must be issued for <sup>t</sup>XS time. <sup>t</sup>XS is required for the completion of any internal refresh that is already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. <sup>t</sup>XS is also the earliest time self refresh reentry may occur (see Figure 94 on page 151). Before a command requiring a locked DLL can be applied, a ZQCL command must be issued, <sup>t</sup>ZQOPER timing must be met, and <sup>t</sup>XSDLL must be satisfied. ODT must be off during <sup>t</sup>XSDLL.



Figure 94: Self Refresh Entry/Exit Timing



Notes:

- 1. The clock must be valid and stable meeting <sup>†</sup>CK specifications at least <sup>†</sup>CKSRE after entering self refresh mode, and at least <sup>†</sup>CKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states TaO and TbO. If the clock remains valid and unchanged from entry and during self refresh mode, then <sup>†</sup>CKSRE and <sup>†</sup>CKSRX do not apply; however, <sup>†</sup>CKESR must be satisfied prior to exiting at SRX.
- 2. ODT must be disabled and RTT off prior to entering self refresh at state T1. If both RTT\_NOM and RTT\_WR are disabled in the mode registers, ODT can be a "Don't Care."
- 3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
- 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
- 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
- 6. <sup>t</sup>XS is required before any commands not requiring a locked DLL.
- 7. <sup>t</sup>XSDLL is required before any commands requiring a locked DLL.
- 8. The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, <sup>†</sup>RP must be met, and no data bursts can be in progress.
- Self refresh exit is asynchronous; however, <sup>t</sup>XS and <sup>t</sup>XSDLL timings start at the first rising clock edge where CKE HIGH satisfies <sup>t</sup>ISXR at Tc1. <sup>t</sup>CKSRX timing is also measured so that <sup>t</sup>ISXR is satisfied at Tc1.



### **Extended Temperature Usage**

Micron's DDR3 SDRAM support the optional extended temperature range of  $0^{\circ}$ C to  $95^{\circ}$ C,  $T_{C}$ . Thus, the SRT and ASR options must be used at a minimum.

The extended temperature range DRAM must be refreshed externally at 2X (double refresh) anytime the case temperature is above 85°C (and does not exceed 95°C). The external refreshing requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus either ASR or SRT must be enabled when  $T_{\rm C}$  is above 85°C or self refresh cannot be used until the case temperature is at or below 85°C. Table 74 summarizes the two extended temperature options and Table 75 summarizes how the two extended temperature options relate to one another.

Table 74: Self Refresh Temperature and Auto Self Refresh Description

Field	MR2 Bits	Description
Self Ref	resh Temperat	ure (SRT)
SRT	7	If ASR is disabled (MR2[6] = 0), SRT must be programmed to indicate T <sub>OPER</sub> during self refresh:  *MR2[7] = 0: Normal operating temperature range (0°C to 85°C)  *MR2[7] = 1: Extended operating temperature range (0°C to 95°C)  If ASR is enabled (MR2[7] = 1), SRT must be set to 0, even if the extended temperature range is supported  *MR2[7] = 0: SRT is disabled
Auto Se	If Refresh (ASI	R)
ASR	6	When ASR is enabled, the DRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values)  * MR2[6] = 1: ASR is enabled (M7 must = 0)  When ASR is not enabled, the SRT bit must be programmed to indicate T <sub>OPER</sub> during SELF REFRESH operation  * MR2[6] = 0: ASR is disabled, must use manual self refresh temperature (SRT)

Table 75: Self Refresh Mode Summary

MR2[6] (ASR)	MR2[7] (SRT)	SELF REFRESH Operation	Permitted Operating Temperature Range for Self Refresh Mode
0	0	Self refresh mode is supported in the normal temperature range	Normal (0°C to 85°C)
0	1	Self refresh mode is supported in normal and extended temperature ranges; When SRT is enabled, it increases self refresh power consumption	Normal and extended (0°C to 95°C)
1	0	Self refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be temperature-dependent	Normal and extended (0°C to 95°C)
1	1	Illegal	



#### **Power-Down Mode**

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while either an MRS, MPR, ZQCAL, READ, or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations (such as ROW ACTIVATION, PRECHARGE, auto precharge, or REFRESH) are in progress. However, the power-down IDD specifications are not applicable until such operations have been completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 76). Timing diagrams detailing the different power-down mode entry and exits are shown in Figure 95 on page 154 through Figure 104 on page 159.

**Table 76: Command to Power-Down Entry Parameters** 

DRAM Status	Last Command Prior to CKE LOW <sup>1</sup>	Parameter (Min)	Parameter Value	Figure
Idle or active	ACTIVATE	<sup>t</sup> ACTPDEN	1 <sup>t</sup> CK	Figure 102 on page 158
Idle or active	PRECHARGE	<sup>t</sup> PRPDEN	1 <sup>t</sup> CK	Figure 103 on page 158
Active	READ or READAP	<sup>t</sup> RDPDEN	RL + 4 <sup>t</sup> CK + 1 <sup>t</sup> CK	Figure 98 on page 156
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRPDEN	WL + 4 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 99 on page 156
Active	WRITE: BC4MRS		WL + 2 <sup>t</sup> CK + <sup>t</sup> WR/ <sup>t</sup> CK	Figure 99 on page 156
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	<sup>t</sup> WRAPDEN	WL + 4 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 100 on page 157
Active	WRITEAP: BC4MRS		WL + 2 <sup>t</sup> CK + WR + 1 <sup>t</sup> CK	Figure 100 on page 157
Idle	REFRESH	<sup>t</sup> REFPDEN	1 <sup>t</sup> CK	Figure 101 on page 157
Power-down	REFRESH	<sup>t</sup> XPDLL	Greater of 10 <sup>t</sup> CK or 24ns	Figure 105 on page 159
Idle	MODE REGISTER SET	<sup>t</sup> MRSPDEN	<sup>t</sup> MOD	Figure 104 on page 159

Notes:

 If slow-exit mode precharge power-down is enabled and entered, ODT becomes asynchronous <sup>t</sup>ANPD prior to CKE going LOW and remains asynchronous until <sup>t</sup>ANPD + <sup>t</sup>XPDLL after CKE goes HIGH.

Entering power-down disables the input and output buffers, excluding CK, CK#, ODT, CKE, and RESET#. NOP or DES commands are required until <sup>t</sup>CPDED has been satisfied, at which time all specified input/output buffers will be disabled. The DLL should be in a locked state when power-down is entered for the fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation as well as synchronous ODT operation.

During power-down entry, if any bank remains open after all in-progress commands are complete, the DRAM will be in active power-down mode. If all banks are closed after all in-progress commands are complete, the DRAM will be in precharge power-down mode. Precharge power-down mode must be programmed to exit with either a slow exit mode or a fast exit mode. When entering precharge power-down mode, the DLL is turned off in slow exit mode or kept on in fast exit mode.

The DLL remains on when entering active power-down as well. ODT has special timing constraints when slow exit mode precharge power-down is enabled and entered. Refer to "Asynchronous ODT Mode" on page 173 for detailed ODT usage requirements in slow exit mode precharge power-down. A summary of the two power-down modes is listed in Table 77 on page 154.



While in either power-down state, CKE is held LOW, RESET# is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are a "Don't Care." If RESET# goes LOW during power-down, the DRAM will switch out of power-down mode and go into the reset state. After CKE is registered LOW, CKE must remain LOW until  $^{\rm t}$ PD (MIN) has been satisfied. The maximum time allowed for power-down duration is  $^{\rm t}$ PD (MAX) (9 ×  $^{\rm t}$ REFI).

The power-down states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until <sup>t</sup>CKE has been satisfied. A valid, executable command may be applied after power-down exit latency, <sup>t</sup>XP <sup>t</sup>XPDLL have been satisfied. A summary of the power-down modes is listed in Table 77.

For certain CKE-intensive operations, for example, repeating a power-down exit to refresh to power-down entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient enough to keep the DLL properly updated. In addition to meeting <sup>t</sup>PD when the REFRESH command is used in between power-down exit and power-down entry, two other conditions must be met. First, <sup>t</sup>XP must be satisfied before issuing the REFRESH command. Second, <sup>t</sup>XPDLL must be satisfied before the next power-down may be entered. An example is shown in Figure 105 on page 159.

Table 77: Power-Down Modes

DRAM State	MR1[12]	DLL State	Power-Down Exit	Relevant Parameters
Active (any bank open)	"Don't Care"	On	Fast	<sup>t</sup> XP to any other valid command
Precharged	1	On	Fast	<sup>t</sup> XP to any other valid command
(all banks precharged)	0	Off	Slow	<sup>t</sup> XPDLL to commands that require the DLL to be locked (READ, RDAP, or ODT on) <sup>t</sup> XP to any other valid command

Figure 95: Active Power-Down Entry and Exit






Figure 96: Precharge Power-Down (Fast-Exit Mode) Entry and Exit





Figure 97: Precharge Power-Down (Slow-Exit Mode) Entry and Exit



Notes: 1. Any valid command not requiring a locked DLL.

2. Any valid command requiring a locked DLL.



Figure 98: Power-Down Entry After READ or READ with Auto Precharge (RDAP)






Figure 99: Power-Down Entry After WRITE



Notes: 1. CKE can go LOW 2<sup>t</sup>CK earlier if BC4MRS.




Figure 100: Power-Down Entry After WRITE with Auto Precharge (WRAP)



Notes: 1. <sup>t</sup>WR is programmed through MR0[11:9] and represents <sup>t</sup>WR (MIN)ns/<sup>t</sup>CK rounded up to the next integer <sup>t</sup>CK.

2. CKE can go LOW 2<sup>t</sup>CK earlier if BC4MRS.

## Figure 101: REFRESH to Power-Down Entry



Notes: 1. After CKE goes HIGH during <sup>t</sup>RFC, CKE must remain HIGH until <sup>t</sup>RFC is satisfied.



### Figure 102: ACTIVATE to Power-Down Entry





Figure 103: PRECHARGE to Power-Down Entry



/// Don't Care



Figure 104: MRS Command to Power-Down Entry





Figure 105: Power-Down Exit to Refresh to Power-Down Entry



Notes:


- 1. <sup>t</sup>XP must be satisfied before issuing the command.
- 2. <sup>t</sup>XPDLL must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.

#### **RESET**

The RESET signal (RESET#) is an asynchronous signal that triggers any time it drops LOW, and there are no restrictions about when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (RTT) turns off (High-Z), and the DRAM resets itself. CKE should be brought LOW prior to RESET# being driven HIGH. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power up were executed (see Figure 106 on page 160). All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.



#### Figure 106: RESET Sequence






# **On-Die Termination (ODT)**

ODT is a feature that enables the DRAM to enable/disable and turn on/off termination resistance for each DQ, DQS, DQS#, and DM for the x4 and x8 configurations (and TDQS, TDQS# for the x8 configuration, when enabled). ODT is applied to each DQ, UDQS, UDQS#, LDQS#, UDM, and LDM signal for the x16 configuration.

The ODT feature is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the DRAM's internal termination resistance for any grouping of DRAM devices. The ODT feature is not supported during DLL disable mode. A simple functional representation of the DRAM ODT feature is shown in Figure 107. The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

Figure 107: On-Die Termination



## **Functional Representation of ODT**

The value of RTT (ODT termination value) is determined by the settings of several mode register bits (see Table 81 on page 164). The ODT ball is ignored while in self refresh mode (must be turned off prior to self refresh entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous mode (when the DLL is off during precharge power-down or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during writes and provides OTF switching from no RTT or RTT\_NOM to RTT\_WR.

The actual effective termination, RTT\_EFF, may be different from the RTT targeted due to nonlinearity of the termination. For RTT\_EFF values and calculations, see "ODT Characteristics" on page 52.

#### **Nominal ODT**

ODT (NOM) is the base termination resistance for each applicable ball, it is enabled or disabled via MR1[9, 6, 2] (see Figure 53 on page 115), and it is turned on or off via the ODT ball (see Table 78 on page 162).



Table 78: Truth Table - ODT (Nominal)

Note 1 applies to the entire table

MR1[9, 6, 2]	ODT Pin	DRAM Termination State	DRAM State	Notes
000	0	RTT_NOM disabled, ODT off	Any valid	2
000	1	RTT_NOM disabled, ODT on	Any valid except self refresh, read	3
000–101	0	RTT_NOM enabled, ODT off	Any valid	2
000–101	1	RTT_NOM enabled, ODT on	Any valid except self refresh, read	3
110 and 111	Х	RTT_NOM reserved, ODT on or off	Illegal	

Notes

- 1. Assumes dynamic ODT is disabled (see "Dynamic ODT" on page 163 when enabled).
- 2. ODT is enabled and active during most writes for proper termination, but it is not illegal to have it off during writes.
- 3. ODT must be disabled during reads. The RTT\_NOM value is restricted during writes. Dynamic ODT is applicable if enabled.

Nominal ODT resistance RTT\_NOM is defined by MR1[9, 6, 2], as shown in Figure 53 on page 115. The RTT\_NOM termination value applies to the output pins previously mentioned. DDR3 SDRAM supports multiple RTT\_NOM values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 $\Omega$  RTT\_NOM termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access or when it is not in self refresh mode.

Write accesses use RTT\_NOM if dynamic ODT (RTT\_WR) is disabled. If RTT\_NOM is used during writes, only RZQ/2, RZQ/4, and RZQ/6 are allowed (see Table 81 on page 164). ODT timings are summarized in Table 79, as well as listed in Table 56 on page 70.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in "Synchronous ODT Mode" on page 168.

**Table 79: ODT Parameter** 

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Units
ODTL on	ODT synchronous turn on delay	ODT registered HIGH	RTT_ON ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK
ODTL off	ODT synchronous turn off delay	ODT registered HIGH	RTT_OFF ± <sup>t</sup> AOF	CWL + AL - 2	<sup>t</sup> CK
<sup>t</sup> AONPD	ODT asynchronous turn on delay	ODT registered HIGH	RTT_ON	1–9	ns
<sup>t</sup> AOFPD	ODT asynchronous turn off delay	ODT registered HIGH	Rtt_off	1–9	ns
ODTH4	ODT minimum HIGH time after ODT assertion or write (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> CK
ODTH8	ODT minimum HIGH time after write (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 56 on page 70	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTL off completion	Completion of ODTL off	Rtt_off	0.5 <sup>t</sup> CK ±0.2 <sup>t</sup> CK	<sup>t</sup> CK



### Dynamic ODT

In certain application cases, and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command, essentially changing the ODT termination on the fly. With dynamic ODT (RTT\_WR) enabled, the DRAM switches from nominal ODT (RTT\_NOM) to dynamic ODT (RTT\_WR) when beginning a WRITE burst and subsequently switches back to nominal ODT (RTT\_NOM) at the completion of the WRITE burst. This requirement is supported by the dynamic ODT feature, as described below:

#### **Functional Description**

The dynamic ODT mode is enabled if either MR2[9] or MR2[10] is set to "1." Dynamic ODT is not supported during DLL disable mode so RTT\_WR must be disabled. The dynamic ODT function is described, as follows:

- Two RTT values are available—RTT\_NOM and RTT\_WR:
  - The value for RTT\_NOM is preselected via MR1[9, 6, 2]
  - The value for RTT\_WR is preselected via MR2[10, 9]
- During DRAM operation without READ or WRITE commands, the termination is controlled as follows:
  - Nominal termination strength RTT\_NOM is used
  - Termination on/off timing is controlled via the ODT ball and latencies ODTL on and ODTL off
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered, and if dynamic ODT is enabled, the ODT termination is controlled as follows:
  - A latency of ODTLCNW after the WRITE command: termination strength RTT\_NOM switches to RTT\_WR
  - A latency of ODTLCWN8 (for BL8, fixed or OTF) or ODTLCWN4 (for BC4, fixed or OTF) after the WRITE command: termination strength RTT\_WR switches back to RTT\_NOM
  - On/off termination timing is controlled via the ODT ball and determined by ODTL on, ODTL off, ODTH4, and ODTH8
  - During the <sup>t</sup>ADC transition window, the value of RTT is undefined

ODT is constrained during writes and when dynamic ODT is enabled (see Table 80). ODT timings listed in Table 79 on page 162 also apply to dynamic ODT mode.

Table 80: Dynamic ODT Specific Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Units
ODTLcnw	Change from RTT_NOM to RTT_WR	Write registration	RTT switched from RTT_NOM to RTT_WR	WL - 2	<sup>t</sup> CK
ODTLcwn4	Change from Rтт_wr to Rтт_noм (BC4)	Write registration	RTT switched from RTT_WR to RTT_NOM	4 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
ODTLcwn8	Change from RTT_WR to RTT_NOM (BL8)	Write registration	RTT switched from RTT_WR to RTT_NOM	6 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
<sup>t</sup> ADC	RTT change skew	ODTLCNW completed	RTT transition complete	0.5 <sup>t</sup> CK ±0.2 <sup>t</sup> CK	tCK



Table 81: Mode Registers for RTT\_NOM

	MR1 (RTT_NOM)		DTT NOM	DTT NOM	DTT NOM		
M9	M6	M2	RTT_NOM RTT_NOM (RZQ) (Ohms)		(RZQ) (Ohms) Mo		RTT_NOM Mode Restriction
0	0	0	Off	Off	n/a		
0	0	1	RZQ/4	60	Self refresh		
0	1	0	RZQ/2	120			
0	1	1	RZQ/6	40			
1	0	0	RZQ/12	20	Self refresh, write		
1	0	1	RZQ/8	30			
1	1	0	Reserved	Reserved	n/a		
1	1	1	Reserved	Reserved	n/a		

Notes: 1. RZQ =  $240\Omega$ . If RTT\_NOM is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.


Table 82: Mode Registers for RTT\_WR

MR2 (F	RTT_WR)	Rtt_wr	Rtt_wr	
M10	M9	(RZQ)	(Ohms)	
0	0	Dynamic ODT off: WRITE does not affect RTT_NOM		
0	1	RZQ/4	60	
1	0	RZQ/2	120	
1	1	Reserved	Reserved	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	
n/a	n/a	n/a	n/a	

Table 83: Timing Diagrams for Dynamic ODT


Figure and Page	Title
Figure 108 on page 165	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
Figure 109 on page 165	Dynamic ODT: Without WRITE Command
Figure 110 on page 166	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8
Figure 111 on page 167	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4
Figure 112 on page 167	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4

Figure 108: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4



- Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT\_NOM and RTT\_WR are enabled.
  - 2. ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example, ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command).

Figure 109: Dynamic ODT: Without WRITE Command



- Notes: 1. AL = 0, CWL = 5. RTT NOM is enabled and RTT WR is either enabled or disabled.
  - 2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.




2Gb: x4, x8, On-Die

x16 DDR3 SDRAM Termination (ODT)

2Gb: x4, x8, x16 DDR3 SDRAM On-Die Termination (ODT)

Figure 110: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8




Notes: 1. Via MRS or OTF; AL = 0, CWL = 5. If RTT\_NOM can be either enabled or disabled, ODT can be HIGH. RTT\_WR is enabled.

2. In this example, ODTH8 = 6 is satisfied exactly.




Figure 111: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4



- Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT\_NOM and RTT\_WR are enabled.
  - 2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

Figure 112: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT\_NOM can be either enabled or disabled. If disabled, ODT can remain HIGH. RTT\_wR is enabled.

2. In this example ODTH4 = 4 is satisfied exactly.



## Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked and when either RTT\_NOM or RTT\_WR is enabled. Based on the power-down definition, these modes are:

- · Any bank active with CKE HIGH
- · Refresh mode with CKE HIGH
- · Idle mode with CKE HIGH
- Active power-down mode (regardless of MR0[12])
- Precharge power-down mode if DLL is enabled during precharge power-down by MR0[12]

#### **ODT Latency and Posted ODT**

In synchronous ODT mode, RTT turns on ODTL on clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTL off clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by <sup>t</sup>AON and <sup>t</sup>AOF around each clock edge (see Table 84 on page 169). The ODT latency is tied to the WRITE latency (WL) by ODTL on = WL - 2 and ODTL off = WL - 2.

Since write latency is made up of CAS WRITE latency (CWL) and ADDITIVE latency (AL), the AL programmed into the mode register (MR1[4, 3]) also applies to the ODT signal. The DRAM's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus ODTL on = CWL + AL - 2 and ODTL off = CWL + AL - 2.

#### **Timing Parameters**


Synchronous ODT mode uses the following timing parameters: ODTL on, ODTL off, ODTH4, ODTH8, <sup>t</sup>AON, and <sup>t</sup>AOF (see Table 84 and Figure 113 on page 169). The minimum RTT turn-on time (<sup>t</sup>AON [MIN]) is the point at which the device leaves High-Z and ODT resistance begins to turn on. Maximum RTT turn-on time (<sup>t</sup>AON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTL on. The minimum RTT turn-off time (<sup>t</sup>AOF [MIN]) is the point at which the device starts to turn off ODT resistance. Maximum RTT turn off time (<sup>t</sup>AOF [MAX]) is the point at which ODT has reached High-Z. Both are measured from ODTL off.

When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the DRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 114 on page 170). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

Table 84: **Synchronous ODT Parameters** 

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Units
ODTL on	ODT synchronous turn-on delay	ODT registered HIGH	RTT_ON ± <sup>t</sup> AON	CWL + AL - 2	<sup>t</sup> CK
ODTL off	ODT synchronous turn-off delay	ODT registered HIGH	Rtt_off ± <sup>t</sup> AOF	CWL + AL - 2	<sup>t</sup> CK
ODTH4	ODT minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH, or write registration with ODT HIGH	ODT registered LOW	4 <sup>†</sup> CK	<sup>t</sup> CK
ODTH8	ODT minimum HIGH time after WRITE (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 56 on page 70	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTL off completion	Completion of ODTL off	RTT_OFF	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	tCK


Figure 113: Synchronous ODT



Notes: 1. AL = 3; CWL = 5; ODTL on = WL = 6.0; ODTL off = WL - 2 = 6. RTT\_NOM is enabled.



Figure 114: Synchronous ODT (BC4)



Notes: 1. WL = 7. RTT\_NOM is enabled. RTT\_WR is disabled.

- 2. ODT must be held HIGH for at least ODTH4 after assertion (T1).
- 3. ODT must be kept HIGH ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (T7).
- 4. ODTH is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE command with ODT HIGH to ODT registered LOW.
- 5. Although ODTH4 is satisfied from ODT registered HIGH at T6, ODT must not go LOW before T11 as ODTH4 must also be satisfied from the registration of the WRITE command at T7.




## **ODT Off During READs**

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW (if either RTT\_NOM or RTT\_WR is enabled). RTT may not be enabled until the end of the post-amble as shown in the example in Figure 115 on page 172.

**Note:** ODT may be disabled earlier and enabled later than shown in Figure 115 on page 172.

### Figure 115: ODT During READs



Notes: 1. ODT must be disabled externally during READs by driving ODT LOW. For example, CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTL on = CWL + AL - 2 = 8; ODTL off = CWL + AL - 2 = 8. RTT\_NOM is enabled. RTT\_WR is a "Don't Care."

2Gb: x4, x8, x16 DDR3 SDRAM On-Die Termination (ODT)



## **Asynchronous ODT Mode**


Asynchronous ODT mode is available when the DRAM runs in DLL on mode and when either RTT\_NOM or RTT\_WR is enabled; however, the DLL is temporarily turned off in precharged power-down standby (via MR0[12]). Additionally, ODT operates asynchronously when the DLL is synchronizing after being reset. See "Power-Down Mode" on page 153 for definition and guidance over power-down details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls RTT by analog time. The timing parameters <sup>t</sup>AONPD and <sup>t</sup>AOFPD (see Table 85 on page 174) replace ODTL on/<sup>t</sup>AON and ODTL off/<sup>t</sup>AOF, respectively, when ODT operates asynchronously (see Figure 116 on page 174).

The minimum RTT turn-on time (<sup>t</sup>AONPD [MIN]) is the point at which the device termination circuit leaves High-Z and ODT resistance begins to turn on. Maximum RTT turn-on time (<sup>t</sup>AONPD [MAX]) is the point at which ODT resistance is fully on. <sup>t</sup>AONPD (MIN) and <sup>t</sup>AONPD (MAX) are measured from ODT being sampled HIGH.

The minimum RTT turn-off time (<sup>t</sup>AOFPD [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum RTT turn-off time (<sup>t</sup>AOFPD [MAX]) is the point at which ODT has reached High-Z. <sup>t</sup>AOFPD (MIN) and <sup>t</sup>AOFPD (MAX) are measured from ODT being sampled LOW.

Figure 116: Asynchronous ODT Timing with Fast ODT Transition



Notes: 1. AL is ignored.

Table 85: **Asynchronous ODT Timing Parameters for All Speed Bins** 

Symbol	Description	Min	Max	Units
<sup>t</sup> AONPD	Asynchronous RTT turn-on delay (power-down with DLL off)	2	8.5	ns
<sup>t</sup> AOFPD	Asynchronous RTT turn-off delay (power-down with DLL off)	2	8.5	ns

2Gb: x4, x8, x16 DDR3 SDRAM On-Die Termination (ODT)



## Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)

There is a transition period around power-down entry (PDE) where the DRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in precharge power-down mode by the setting MR0[12] = 0. Power-down entry begins <sup>t</sup>ANPD prior to CKE first being registered LOW, and it ends when CKE is first registered LOW. <sup>t</sup>ANPD is equal to the greater of ODTL off + 1<sup>t</sup>CK or ODTL on + 1<sup>t</sup>CK. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, power-down entry will end <sup>t</sup>RFC after the REFRESH command rather than when CKE is first registered LOW. Power-down entry will then become the greater of <sup>t</sup>ANPD and <sup>t</sup>RFC - REFRESH command to CKE registered LOW.

ODT assertion during power-down entry results in an RTT change as early as the lesser of  ${}^tAONPD$  (MIN) and ODTL on  $\times$   ${}^tCK$  +  ${}^tAON$  (MIN) or as late as the greater of  ${}^tAONPD$  (MAX) and ODTL on  $\times$   ${}^tCK$  +  ${}^tAON$  (MAX). ODT de-assertion during power-down entry may result in an RTT change as early as the lesser of  ${}^tAOFPD$  (MIN) and ODTL off  $\times$   ${}^tCK$  +  ${}^tAOF$  (MIN) or as late as the greater of  ${}^tAOFPD$  (MAX) and ODTL off  $\times$   ${}^tCK$  +  ${}^tAOF$  (MAX). Table 86 on page 176 summarizes these parameters.


If the AL has a large value, the uncertainty of the state of RTT becomes quite large. This is because ODTL on and ODTL off are derived from the WL and WL is equal to CWL + AL. Figure 117 on page 176 shows three different cases:

- ODT\_A: Synchronous behavior before <sup>t</sup>ANPD
- ODT\_B: ODT state changes during the transition period with <sup>t</sup>AONPD (MIN) less than ODTL on × <sup>t</sup>CK + <sup>t</sup>AON (MIN) and <sup>t</sup>AONPD (MAX) greater than ODTL on × <sup>t</sup>CK + <sup>t</sup>AON (MAX)
- ODT\_C: ODT state changes after the transition period with asynchronous behavior

Table 86: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period

Description	Min	Max
Power-down entry transition period (power-down entry)	Greater of: <sup>t</sup> ANPD or <sup>t</sup> RFC - refresh to CKE LOW	
Power-down exit transition period (power-down exit)	<sup>t</sup> anpd + <sup>t</sup> xpdll	
ODT to RTT turn-on delay (ODTL on = WL - 2)	Lesser of: <sup>t</sup> AONPD (MIN) (1ns) or ODTL on × <sup>t</sup> CK + <sup>t</sup> AON (MIN)	Greater of: <sup>t</sup> AONPD (MAX) (9ns) or ODTL on × <sup>t</sup> CK + <sup>t</sup> AON (MAX)
ODT to RTT turn-off delay (ODTL off = WL - 2)	Lesser of: <sup>t</sup> AOFPD (MIN) (1ns) or ODTL off × <sup>t</sup> CK + <sup>t</sup> AOF (MIN)	Greater of: <sup>t</sup> AOFPD (MAX) (9ns) or ODTL off × <sup>t</sup> CK + <sup>t</sup> AOF (MAX)
<sup>t</sup> ANPD	WL - 1 (greater of ODTL off + 1 or ODTL on + 1)	

Figure 117: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry



Notes: 1. AL = 0; CWL = 5; ODTL off = WL - 2 = 3.





## Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

The DRAM's ODT may exhibit either asynchronous or synchronous behavior during power-down exit (PDX). This transition period occurs if the DLL is selected to be off when in precharge power-down mode by setting MR0[12] to "0." Power-down exit begins <sup>t</sup>ANPD prior to CKE first being registered HIGH, and it ends <sup>t</sup>XPDLL after CKE is first registered HIGH. <sup>t</sup>ANPD is equal to the greater of ODTL off +  $1^t$ CK or ODTL on +  $1^t$ CK. The transition period is <sup>t</sup>ANPD plus <sup>t</sup>XPDLL.


ODT assertion during power-down exit results in an RTT change as early as the lesser of  $^tAONPD$  (MIN) and ODTL on  $\times$   $^tCK$  +  $^tAON$  (MIN) or as late as the greater of  $^tAONPD$  (MAX) and ODTL on  $\times$   $^tCK$  +  $^tAON$  (MAX). ODT de-assertion during power-down exit may result in an RTT change as early as the lesser of  $^tAOFPD$  (MIN) and ODTL off  $\times$   $^tCK$  +  $^tAOF$  (MIN) or as late as the greater of  $^tAOFPD$  (MAX) and ODTL off  $\times$   $^tCK$  +  $^tAOF$  (MAX). Table 86 on page 176 summarizes these parameters.

If the AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTL on and ODTL off are derived from the WL, and WL is equal to CWL + AL. Figure 118 on page 178 shows three different cases:

- ODT C: asynchronous behavior before <sup>t</sup>ANPD
- ODT B: ODT state changes during the transition period, with <sup>t</sup>AOFPD (MIN) less than ODTL off × <sup>t</sup>CK + <sup>t</sup>AOF (MIN) and ODTL off × <sup>t</sup>CK + <sup>t</sup>AOF (MAX) greater than <sup>t</sup>AOFPD (MAX)
- ODT A: ODT state changes after the transition period with synchronous response

Micron

Figure 118: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit



Notes: 1. CL = 6; AL = CL - 1; CWL = 5; ODTL off = WL - 2 = 8.




#### **Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)**

If the time in the precharge power down or idle states is very short (short CKE LOW pulse), the power-down entry and power-down exit transition periods will overlap. When overlap occurs, the response of the DRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of the power-down entry transition period to the end of the power-down exit transition period even if the entry period ends later than the exit period (see Figure 119 on page 180).

If the time in the idle state is very short (short CKE HIGH pulse), the power-down exit and power-down entry transition periods overlap. When this overlap occurs, the response of the DRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of power-down exit transition period to the end of the power-down entry transition period (see Figure 119 on page 180).

Figure 119: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping




Indicates a Break in

Transitioning

Notes: 1. AL = 0, WL = 5,  ${}^{t}ANPD = 4$ .

Figure 120: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping



Notes: 1. AL = 0, WL = 5,  ${}^{t}ANPD = 4$ .





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.