

# LITIX™ Basic

#### TLD1326EL

#### **3 Channel High-Side Current Source**







Package	PG-SSOP-14
Marking	TLD1326

### 1 Overview

#### **Applications**

- Exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,...
- Interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.





**Application Diagram with TLD1326EL** 

# infineon

#### **Overview**

#### **Basic Features**

- 3 Channel device with integrated output stages (current sources), optimized to drive LEDs with output current up to 120 mA per channel
- · Low current consumption in sleep mode
- PWM-operation supported via VS- and EN-pin
- Integrated PWM dimming engine to provide two LED brightness levels without external logic (e.g. μC)
- Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- · Dynamic overhead control
- Reverse polarity protection and overload protection
- · Undervoltage detection
- · N-1 detection, latched function
- Wide temperature range: -40°C < T<sub>i</sub> < 150°C</li>
- PG-SSOP-14 package with exposed heatslug

#### **Description**

The LITIX™ Basic TLD1326EL is a three channel high side driver IC with integrated output stages. It is designed to control LEDs with a current up to 120 mA. In typical automotive applications the device is capable to drive i.e. 3 red LEDs per chain (total 9 LEDs) with a current up to 60 mA, which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

Table 1 Product Summary

Parameter	Symbol	Value
Operating voltage range	$V_{S(nom)}$	5.5 V 40 V
Maximum voltage	$V_{\text{S(max)}}$ $V_{\text{OUTx(max)}}$	40 V
Nominal output (load) current	I <sub>OUTx(nom)</sub>	60 mA when using a supply voltage range of 8 V - 18 V (e.g. Automotive car battery). Currents up to $I_{\rm OUT(max)}$ possible in applications with low thermal resistance $R_{\rm thJA}$
Maximum output (load) current	I <sub>OUTx(max)</sub>	120 mA; depending on thermal resistance R <sub>thJA</sub>
Output current accuracy at $R_{SET} = 12 \text{ k}\Omega$	k <sub>LT</sub>	750 ± 7%
Current consumption in sleep mode	I <sub>S(sleep,typ)</sub>	0.1 μΑ

#### **Protective Functions**

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection

#### **Diagnostic Functions**

- N-1 detection, latched function
- SC to Vs (indicated by N-1 diagnosis)

**Block Diagram** 



# 2 Block Diagram




Figure 1 Basic Block Diagram

# infineon

**Pin Configuration** 

# **3** Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration

# infineon

### **Pin Configuration**

# 3.2 Pin Definitions and Functions

Pin	Symbol	Input/ Output	Function
1, 2	VS	-	<b>Supply Voltage;</b> battery supply, connect a decoupling capacitor (100 nF - 1 $\mu$ F) to GND
3	EN	1	Enable pin
4	NC	-	Pin not connected
5	PWMI	I/O	PWM Input
6	IN_SET	I/O	Input / SET pin; Connect a low power resistor to adjust the output current
7	N-1	I/O	N-1 pin
8	NC	-	Pin not connected
9	GND	-	<sup>1)</sup> Ground
10	FB	0	Feedback Output
11	OUT1	0	Output 1
12	OUT2	0	Output 2
13	OUT3	0	Output 3
14	NC	_	Pin not connected
Exposed Pad	GND	-	1) Exposed Pad; connect to GND in application

<sup>1)</sup> Connect all GND-pins together.

# infineon

#### **General Product Characteristics**

#### 4 General Product Characteristics

#### 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings 1)

 $T_j = -40$ °C to +150°C; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limi	t Values	Unit	Conditions
			Min.	Max.		
Voltages	5	<u>'</u>	-	<u>'</u>		
4.1.1	Supply voltage	V <sub>S</sub>	-16	40	V	_
4.1.2	Input voltage EN	$V_{EN}$	-16	40	٧	_
4.1.3	Input voltage EN related to V <sub>S</sub>	$V_{\rm EN(VS)}$	V <sub>S</sub> - 40	V <sub>S</sub> + 16	V	_
4.1.4	Input voltage EN related to $V_{\rm OUTx}$ $V_{\rm EN}$ - $V_{\rm OUTx}$	V <sub>EN</sub> - V <sub>OUTx</sub>	-16	40	V	-
4.1.5	Output voltage	V <sub>OUTx</sub>	-1	40	V	_
4.1.6	Power stage voltage $V_{PS} = V_{S} - V_{OUTx}$	V <sub>PS</sub>	-16	40	V	_
4.1.7	Input voltage PWMI	$V_{\text{PWMI}}$	-0.3	6	٧	-
4.1.8	IN_SET voltage	$V_{IN\_SET}$	-0.3	6	٧	-
4.1.9	N-1 voltage	V <sub>N-1</sub>	-0.3	6	٧	_
4.1.10	Feedback voltage	$V_{FB}$	-0.3	40	٧	-
Current	:s	<b>-</b>				
4.1.11	IN_SET current	I <sub>IN_SET</sub>	-	2	mA	– Diagnosis output
4.1.12	N-1 current	I <sub>N-1</sub>	-0.5	0.5	mA	-
4.1.13	Feedback current	I <sub>FB</sub>	_	0.5	mA	_
4.1.14	Output current	I <sub>OUTx</sub>	_	130	mA	_
Temper	atures	+	+	-		
4.1.15	Junction temperature	$T_{i}$	-40	150	°C	_
4.1.16	Storage temperature	$T_{\rm stg}$	-55	150	°C	_
ESD Sus	sceptibility			"		
4.1.17	ESD resistivity to GND	V <sub>ESD</sub>	-2	2	kV	Human Body Model (100 pF via 1.5 kΩ) <sup>2)</sup>
4.1.18	ESD resistivity all pins to GND	$V_{ESD}$	-500	500	V	CDM <sup>3)</sup>
4.1.19	ESD resistivity corner pins to GND	$V_{ESD}$	-750	750	V	CDM <sup>3)</sup>

<sup>1)</sup> Not subject to production test, specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2)</sup> ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011

<sup>3)</sup> ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E



#### **General Product Characteristics**

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 4.2 Functional Range

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
			Min.	Max.		
4.2.20	Supply voltage range for normal operation	$V_{S(nom)}$	5.5	40	V	-
4.2.21	Power on reset threshold	$V_{S(POR)}$	-	5	V	$V_{EN} = V_{S}$ $R_{SET} = 12 \text{ k}\Omega$ $I_{OUTx} = 80\% I_{OUTx(nom)}$ $V_{OUTx} = 2.5 \text{ V}$
4.2.22	Junction temperature	$T_{\rm j}$	-40	150	°C	_

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case	$R_{thJC}$	-	8	10	K/W	1) 2)
4.3.2	Junction to Ambient 1s0p board	$R_{\rm thJA1}$				K/W	1) 3)
			_	61	_		$T_a = 85  ^{\circ}\text{C}$
			_	56	-		$T_{\rm a} = 85  ^{\circ}{\rm C}$ $T_{\rm a} = 135  ^{\circ}{\rm C}$
4.3.3	Junction to Ambient 2s2p board	$R_{\rm thJA2}$				K/W	1) 4)
			-	45	_		$T_a = 85  ^{\circ}\text{C}$
			_	43	_		$T_a = 85 ^{\circ}\text{C}$ $T_a = 135 ^{\circ}\text{C}$

- 1) Not subject to production test, specified by design. Based on simulation results.
- 2) Specified  $R_{\rm thJC}$  value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature).  $T_{\rm a}$  = 85°C, Total power dissipation 1.5 W.
- 3) The  $R_{\rm thJA}$  values are according to Jedec JESD51-3 at natural convection on 1s0p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 70  $\mu$ m Cu, 300 mm<sup>2</sup> cooling area. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.
- 4) The  $R_{thJA}$  values are according to Jedec JESD51-5,-7 at natural convection on 2s2p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (outside 2 x 70  $\mu$ m Cu, inner 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.

**EN Pin** 



#### 5 EN Pin

The EN pin is a dual function pin:




Figure 3 Block Diagram EN pin

Note: The current consumption at the EN-pin  $I_{EN}$  needs to be added to the total device current consumption. The total current consumption is the sum of the currents at the VS-pin  $I_S$  and the EN-pin  $I_{EN}$ .

#### 5.1 EN Function

If the voltage at the pin EN is below a threshold of  $V_{\text{EN(off)}}$  the LITIX<sup>TM</sup> Basic IC will enter Sleep mode. In this state all internal functions are switched off, the current consumption is reduced to  $I_{\text{S(sleep)}}$ . A voltage above  $V_{\text{EN(on)}}$  at this pin enables the device after the Power on reset time  $t_{\text{POR}}$ .




Figure 4 Power on reset

#### **EN Pin**



#### 5.2 Internal Supply Pin

The EN pin can be used to supply the internal logic. There are two typical application conditions, where this feature can be used:

- 1) In "DC/DC control Buck" configurations, where the voltage  $V_s$  can be below 5.5V (see **Figure 20** for details).
- 2) In configurations, where a PWM signal is applied at the Vbatt pin of a light module. The buffer capacitor  $C_{\text{BUF}}$  is used to supply the LITIX<sup>TM</sup> Basic IC during Vbatt low ( $V_{\text{S}}$  low) periods. This feature can be used to minimize the turn-on time to the values specified in **Pos. 10.2.13**. Otherwise, the power-on reset delay time  $t_{\text{POR}}$  (**Pos. 6.3.6**) has to be considered.

The capacitor can be calculated using the following formula:

$$C_{\text{BUF}} = t_{\text{LOW(max)}} \cdot \frac{I_{\text{EN(LS)}}}{V_{\text{S}} - V_{\text{D1}} - V_{\text{S(POR)}}} \tag{1}$$

See also a typical application drawing in **Chapter 11**.




Figure 5 External circuit when applying a fast PWM signal on V<sub>BATT</sub>

# infineon

**EN Pin** 




Figure 6 Typical waveforms when applying a fast PWM signal on V<sub>BATT</sub>

The parameter  $t_{ON(VS)}$  is defined at **Pos. 10.2.13**. The parameter  $t_{OFF(VS)}$  depends on the load and supply voltage  $V_{BATT}$  characteristics.

#### 5.3 EN Unused

In case of an unused EN pin, there are two different ways to connect it:

#### 5.3.1 EN - Pull Up to VS

The EN pin can be connected with a pull up resistor (e.g.  $10 \text{ k}\Omega$ ) to  $V_s$  potential. In this configuration the LITIX<sup>TM</sup> Basic IC is always enabled.

#### 5.3.2 EN - Direct Connection to VS

The EN pin can be connected directly to the VS pin (IC always enabled). This configuration has the advantage (compared to the configuration described in **Chapter 5.3.1**) that no additional external component is required.

10

#### **PWMI Pin**



#### 6 PWMI Pin

The PWMI pin is designed as a dual function pin.




Figure 7 Block Diagram PWMI pin

The pin can be used for PWM-dimming via a push-pull stage of a micro controller, which is connecting the PWMI-pin to a low or high potential.

Note: The micro controller's push-pull stage has to able to sink currents according to **Pos. 6.3.16** to activate the device.

Furthermore, the device offers also an internal PWM unit by connecting an external-RC network according to **Figure 10**.

#### 6.1 PWM Dimming

A PWM signal can be applied at the PWMI pin for LED brightness regulation. The dimming frequency can be adjusted in a very wide range (e.g. 400 Hz). The PWMI pin is low active. Turn on/off thresholds  $V_{\text{PWMI(L)}}$  and  $V_{\text{PWMI(H)}}$  are specified in parameters **Pos. 6.3.13** and **Pos. 6.3.14**.




Figure 8 Turn on and Turn off time for PWMI pin usage

#### **PWMI Pin**



#### 6.2 Internal PWM Unit

Connecting a resistor and a capacitor in parallel on the PWMI pin enables the internal pulse width modulation unit. The following figure shows the charging and discharging defined by the RC-network according to and the internal PWM unit.




Figure 9 PWMI operating voltages

The PWM Duty cycle (DC) and the PWM frequency can be adjusted using the formulas below. Please use only typical values of  $V_{\text{PWMI(L)}}$ ,  $V_{\text{PWMI(H)}}$  and  $I_{\text{PWMI(on)}}$  for the calculation of  $t_{\text{PWMI(on)}}$  and  $t_{\text{PWMI(off)}}$  (as described in **Pos. 6.3.13** to **Pos. 6.3.16**).

$$t_{\text{PWMI(on)}} = -R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left( \frac{V_{\text{PWMI(H)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}}{V_{\text{PWMI(I)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}} \right)$$
(2)

$$t_{\text{PWMI(off)}} = R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left( \frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(I)}}} \right)$$
(3)

$$f_{\text{PWMI}} = \frac{1}{t_{\text{PWMI(on)}} + t_{\text{PWMI(off)}}} \tag{4}$$

$$DC = t_{\text{PWMI(on)}} \cdot f_{\text{PWMI}} \tag{5}$$

Out of this equations the required  $C_{PWMI}$  and  $R_{PWMI}$  can be calculated:

$$C_{\text{PWMI}} = \frac{-I_{\text{PWMI(on)}} \cdot t_{\text{PWMI(off)}} \cdot \left[ \left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{t_{\text{PWMI(off)}}} - 1 \right]}{\text{LN}\left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right) \cdot \left[ V_{\text{PWMI(L)}} \cdot \left( \frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{t_{\text{PWMI(off)}}} - V_{\text{PWMI(H)}} \right]}$$

$$(6)$$

$$R_{\text{PWMI}} = \frac{t_{\text{PWMI(off)}}}{C_{\text{PWMI}} \cdot \text{LN} \left(\frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(L)}}}\right)}$$
(7)

See **Figure 10** for a typical external circuitry.



#### **PWMI Pin**

Note: In case of junction temperatures above  $T_{\rm j(CRT)}$  (**Pos. 10.2.14**) the device provides a temperature dependent current reduction feature as descirbed in **Chapter 10.1.1**. In case of output current reduction  $I_{\rm IN\_SET}$  is reduced as well, which leads to increased turn on-times  $t_{\rm PWMI(on)}$ , because the  $C_{\rm PWMI}$  is charged slower. The turn off-time  $t_{\rm PWMI(off)}$  remains the same.




Figure 10 Typical circuit using internal PWM unit

#### 6.3 Electrical Characteristics Internal Supply / EN / PWMI Pin

#### Electrical Characteristics Internal Supply / EN / PWMI pin

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
6.3.1	Current consumption, sleep mode	I <sub>S(sleep)</sub>	-	0.1	2	μА	1) $V_{EN} = 0.5 \text{ V}$ $T_j < 85 \text{ °C}$ $V_S = 18 \text{ V}$ $V_{OUTx} = 3.6 \text{ V}$
6.3.2	Current consumption, active mode	I <sub>S(on)</sub>	-	-	1.7 1.0 1.75	mA	$I_{\text{IN_SET}} = 0.5 \text{ V}$ $I_{\text{IN_SET}} = 0 \text{ μA}$ $I_{\text{j}} < 105 \text{ °C}$ $V_{\text{S}} = 18 \text{ V}$ $V_{\text{OUTx}} = 3.6 \text{ V}$ $V_{\text{EN}} = 5.5 \text{ V}$ $V_{\text{EN}} = 18 \text{ V}$ $I_{\text{N}} = 10 \text{ kΩ}$ between VS and EN-pin



#### **PWMI Pin**

#### Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40 ^{\circ}\text{C}$  to  $+150 ^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Va	lues	Unit	Conditions
			Min.	Тур.	Max.		
6.3.3	Current consumption, device disabled via IN_SET	I <sub>S(dis,IN_SET)</sub>				mA	$^{2)} V_{S} = 18 \text{ V}$ $T_{j} < 105 ^{\circ}\text{C}$
			_	_	1.65		$V_{\rm IN\_SET} = 5 \text{ V}$ $V_{\rm EN} = 5.5 \text{ V}$
			_	_	0.9		$V_{\rm EN} = 18  \rm V$
			-	_	1.7		$^{1)}$ $R_{EN}$ = 10 kΩ between VS and EN-pin
6.3.4	Current consumption, device disabled via PWMI	I <sub>S(dis,PWMI)</sub>				mA	$V_{\rm S} = 18  \rm V$ $V_{\rm j} < 105  ^{\circ} \rm C$ $V_{\rm PWMI} = 3.4  \rm V$
			_	_	1.9		$V_{\rm FN} = 5.5  \rm V$
			_	_	1.0		V <sub>EN</sub> = 18 V
			-	_	2.0		$^{1)}$ $R_{EN}$ = 10 kΩ between VS and EN-pin
6.3.5	Current consumption, active mode in single fault detection condition	I <sub>S(fault)</sub>				mA	$^{2)} V_{S} = 18 \text{ V}$ $T_{j} < 105 \text{ °C}$ $R_{SET} = 12 \text{ k}\Omega$ $V_{PWMI} = 0.5 \text{ V}$ $V_{OUTx} = 18 \text{ V}$
			_	_	6.0		$V_{\rm EN} = 5.5 \rm V$
			_	_	4.9		$V_{\rm EN} = 18  \rm V$
			-	_	5.9		$^{1)}$ $R_{EN}$ = 10 kΩ between VS and EN-pin
6.3.6	Power-on reset delay time 3)	$t_{POR}$	_	-	25	μs	<sup>1)</sup> $V_S = V_{EN} = 0 \rightarrow 13.5 \text{ V}$ $V_{OUTx(nom)} = 3.6 \pm 0.3 \text{ V}$ $I_{OUTx} = 80\% I_{OUTx(nom)}$
6.3.7	Required supply voltage for output activation	V <sub>S(on)</sub>	-	-	4	V	$V_{EN} = 5.5 \text{ V}$ $V_{OUTx} = 3 \text{ V}$ $I_{OUTx} = 50\% I_{OUTx(nom)}$
6.3.8	Required supply voltage for current control	$V_{S(CC)}$	_	-	5.2	V	$V_{EN} = 5.5 \text{ V}$ $V_{OUTx} = 3.6 \text{ V}$ $I_{OUTx} \ge 90\% I_{OUTx(nom)}$
6.3.9	EN turn on threshold	V <sub>EN(on)</sub>	_	_	2.5	٧	_
6.3.10	EN turn off threshold	V <sub>EN(off)</sub>	0.8	_	_	٧	_
6.3.11	EN input current during low supply voltage	I <sub>EN(LS)</sub>	_	-	1.8	mA	$^{1)} V_{S} = 4.5 \text{ V}$ $T_{j} < 105 \text{ °C}$ $V_{EN} = 5.5 \text{ V}$

# **LITIX™** Basic

# TLD1326EL



#### **PWMI Pin**

#### Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40 ^{\circ}\text{C}$  to  $+150 ^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Value	es	Unit	Conditions
			Min.	Тур.	Max.		
6.3.12	EN high input current	I <sub>EN(H)</sub>				mA	<i>T</i> <sub>i</sub> < 105 °C
		()	_	_	0.1		$V_{\rm S}$ = 13.5 V, $V_{\rm EN}$ = 5.5 V
			_	_	0.1		$V_{\rm S} = 18  \rm V, V_{\rm EN} = 5.5  \rm V$
			-	_	1.65		$V_{\rm S} = V_{\rm EN} = 18  \rm V$
			-	-	0.45		$^{1)}$ $V_{\rm S}$ = 18 V, $R_{\rm EN}$ = 10 kΩ
							between VS and EN-pin
6.3.13	PWMI (active low) Switching low threshold (outputs on)	V <sub>PWMI(L)</sub>	1.5	1.85	2.3	V	$^{1)4)}V_{\rm S} = 818 \text{ V}$
6.3.14	PWMI(active low) Switching high threshold (outputs off)	V <sub>PWMI(H)</sub>	2.45	2.85	3.2	V	$V_{\rm S} = 818 \text{ V}$
6.3.15	PWMI Switching threshold difference V <sub>PWMI(H)</sub> - V <sub>PWMI(L)</sub>	$\Delta V_{PWMI}$	0.75	1	1.10	V	$V_{\rm S} = 818 \text{ V}$
6.3.16	PWMI (active low) Low input current with active channels (voltage <v<sub>PWMI(L))</v<sub>	I <sub>PWMI(on)</sub>	/ <sub>IN_SET</sub> *3.1	I <sub>IN_SET</sub> *4	/ <sub>IN_SET</sub> *4.9	μΑ	$J_{\rm iN\_SET} = 100  \mu A$ $J_{\rm iN\_SET} = 100  \mu A$ $J_{\rm PWMI} = 1.7  V$ $J_{\rm EN} = 5.5  V$ $J_{\rm S} = 818  V$
6.3.17	PWMI(active low) High input current	I <sub>PWMI(off)</sub>	-5	-	5	μΑ	$V_{PWMI} = 5 \text{ V}$ $V_{EN} = 5.5 \text{ V}$ $V_{S} = 818 \text{ V}$

- 1) Not subject to production test, specified by design
- 2) The total device current consumption is the sum of the currents  $I_S$  and  $I_{EN(H)}$ , please refer to **Pos. 6.3.12**
- 3) See also Figure 4
- 4) Parameter valid if an external PWM signal is applied
- 5) If TTL level compatibility is required, use  $\mu$ C open drain output with pull up resistor

**FB Pin** 



#### 7 FB Pin

The following block diagram shows the feedback pin functionality.




Figure 11 Block Diagram FB pin

#### 7.1 DC/DC Control

With the FB pin the LITIX<sup>TM</sup> Basic IC realizes the dynamic overhead control. The IC provides a voltage feedback to an external DC/DC converter. Using the circuit shown in **Figure 20** it is possible to adjust the DC/DC output voltage in a way that the voltage drop over the output stages of the LITIX<sup>TM</sup> Basic IC is minimized - dynamic overhead control. This leads to a significant reduction of the overall driver's power dissipation and an increased system efficiency. **Figure 21** shows the same concept but, using a higher number of LEDs per LED chain (please note that the cathode of the LED chain is connected to  $V_{IN}$ ).

Note: For correct output current control and dynamic overhead control the parameters as specified in **Pos. 7.2.1** and **Pos. 7.2.2** need to be considered. FB source currents higher than given in **Pos. 7.2.1** lead to a drop of the FB regulation voltage  $V_{FB(nom)}$ .

The resistor  $R_{FB(PD)}$  can be dimensioned by applying equations **Equation (8)** and **Equation (9)**. The following parameters are required:

- V<sub>OUT</sub> represents the maximum LED loads forward voltage, i.e. number of LEDs multiplied with the maximum LED forward voltage. Temperature drifts of the LED's forward voltage needs to be considered!
- V<sub>BO</sub> represents the DC/DC output voltage, which is predefined by the feedback resistors (Figure 20: R<sub>FB1</sub>, R<sub>FB2</sub>, R<sub>FB3</sub>, R<sub>FB3</sub>, R<sub>FB3</sub>). Please refer to the according DC/DC device data sheet for the dimensioning of those resistors.
- $n_{\text{len}}$  represents the numbers of LITIX<sup>TM</sup> Basics using the longest LED-chains (e.g. if there are 3 devices connected to one DC/DC converter and two devices using LED chains with 7 LEDs and one device is used with LED chain lengths of 6 LEDs the according  $n_{\text{len}} = 2$ .)
- β represents the DC gain of the external bipolar transistor, which is connected to the DC/DC's feedback pin.

$$R_{\rm FB(PD,min)} = \min\{\frac{V_{\rm OUT} - 0.5 \,\text{V}}{4 \cdot 10^{-5} \,\text{A}} \cdot \frac{1}{n_{\rm len}}, \frac{V_{\rm OUT} - 1.1 \,\text{V}}{V_{\rm BO} - V_{\rm OUT} - 1.1 \,\text{V}} \cdot \frac{1.7 \cdot 10^{5} \,\Omega}{n_{\rm len}}\}$$
(8)

$$R_{\text{FB(PD,max)}} = \frac{V_{\text{OUT}} - 1.1 \text{ V}}{\frac{V_{\text{BO}} - V_{\text{OUT}}}{R_{\text{FB1}}} \cdot \frac{1}{\beta + 1}}$$
(9)

# infineon

**FB Pin** 

#### 7.2 Electrical Characteristics FB Pin

#### **Electrical Characteristics FB pin**

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$ , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	I	imit Values	3	Unit	Conditions
			Min.	Тур.	Max.		
7.2.1	FB regulation voltage	V <sub>FB(nom)</sub>	(V <sub>OUT</sub> - 1)*0.9	V <sub>OUT</sub> - 1	_	V	$I_{\text{FB(SOC)}} = 25 \mu\text{A}$
7.2.2	FB operating voltage at power stage $V_{PS(FB)} = V_S - V_{OUTx}$	V <sub>PS(FB)</sub>	-	-	10	V	1)

<sup>1)</sup> Not subject to production test, specified by design

**IN\_SET Pin** 



#### 8 IN SET Pin

The IN\_SET pin is a multiple function pin for output current definition, input and diagnostics:




Figure 12 Block Diagram IN\_SET pin

#### 8.1 Output Current Adjustment via RSET

The output current for all three channels can only be adjusted simultaneously. The current adjustment can be done by placing a low power resistor ( $R_{\text{SET}}$ ) at the IN\_SET pin to ground. The dimensioning of the resistor can be done using the formula below:

$$R_{\text{SET}} = \frac{k}{I_{\text{OUT}}} \tag{10}$$

The gain factor k ( $R_{\text{SET}}$  \* output current) is specified in **Pos. 10.2.4** and **Pos. 10.2.5**. The current through the  $R_{\text{SET}}$  is defined by the resistor itself and the reference voltage  $V_{\text{IN\_SET(ref)}}$ , which is applied to the IN\_SET during supplied device.

#### 8.2 Smart Input Pin

The IN\_SET pin can be connected via  $R_{\text{SET}}$  to the open-drain output of a  $\mu\text{C}$  or to an external NMOS transistor as described in **Figure 13**. This signal can be used to turn off the output stages of the IC. A minimum IN\_SET current of  $I_{\text{IN_SET(act)}}$  is required to turn on the output stages. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN\_SET pin, see **Figure 15** for details. In addition, the IN\_SET pin offers the diagnostic feedback information. In case of a fault event the IN\_SET voltage is increased to  $V_{\text{IN_SET(N-1)}}$  **Pos. 9.3.2**. Therefore, the device has two voltage domains at the IN\_SET-pin, which is shown in **Figure 16**.

### IN\_SET Pin






Figure 13 Schematics IN\_SET interface to μC

The resulting switching times are shown in **Figure 14**:




Figure 14 Switching times via IN\_SET

#### **IN\_SET Pin**






Figure 15  $I_{OUT}$  versus  $I_{INSET}$ 




Figure 16 Voltage domains for IN\_SET pin, if ST pin is connected to GND

#### **Load Diagnosis**



## 9 Load Diagnosis

#### 9.1 N-1 Detection

The N-1 diagnosis is specially designed to detect error conditions in LED arrays with multiple LED chains used for one light function. If one LED within one chain fails in open condition the respective LED chain is off. Different automotive applications require a complete deactivation of a light function, if the desired brightness of the function (LED array) can not be achieved due to an internal error condition. Such a deactivation feature is integrated in the LITIX™ Basic IC.

The functionality of the N-1 pin is shown in the following block diagram:




Figure 17 Block Diagram N-1 pin

In applications, where more than one LITIX<sup>TM</sup> Basic IC is used, the IN\_SET pins can be connected via the PWMI pins as shown in **Figure 20** and **Figure 21**. This circuit can be used to disable all output stages (of all LITIX<sup>TM</sup> Basic ICs) during an open load event on one channel. The outputs are deactivated after a N-1 filter time  $t_{N-1}$ , which is defined by the charging current  $I_{N-1}$  (**Pos. 9.3.6**). The time is adjustable with a capacitor connected to the N-1 pin according the following equation:

$$t_{\rm typ} = \frac{C_{\rm N-1} \cdot V_{\rm N-1(th)}}{I_{\rm N-1}} \tag{11}$$

# infineon

#### **Load Diagnosis**




Figure 18 IN\_SET behavior during open load condition

The N-1 status is latched. The output stages can be re-enabled by a Low to High transition at the EN pin or by a Power on reset. To provide a Limp Home functionality (lower number of LEDs instead of complete deactivation) in the case of a partially damaged LED array, the N-1 filter time  $t_{\rm N-1}$  can be used. If a PWM signal with an ON-time of less than  $t_{\rm N-1}$  is applied to the VS and EN pins, the N-1 detection feature will not be activated.

If there is more than one device used for N-1 detection the maximum number of devices, which can be connected as shown in **Figure 20** and **Figure 21**, is limited to  $n_{N-1}$ . The maximum number of devices in N-1



#### **Load Diagnosis**

configuration is calculated according to **Equation (12)**, and the precondition of **Equation (13)** has to be fulfilled. The pull-down resistor  $R_{PWMI}$  is calculated according to **Equation (14)** and **Equation (15)**.

$$n_{N-1} \le \frac{\left(I_{\text{IN\_SET(OL,min)}} - \frac{V_{\text{PWMI(H, max)}} + V_{\text{F}}}{R_{\text{SET(min)}}}\right) \cdot V_{\text{PWMI(H, min)}} \cdot R_{\text{SET(min)}}}{V_{\text{PWMI(H, max)}} \cdot 4 \cdot V_{\text{IN SET(max)}}}$$
(12)

$$\frac{V_{\text{PWMI(H, min)}} \cdot V_{\text{IN\_SET(min)}} \cdot R_{\text{SET(min)}}}{(V_{\text{IN\_SET(max)}})^2 \cdot R_{\text{SET(max)}}} > 1$$
(13)

$$R_{\text{PWMI(min)}} = \frac{V_{\text{PWMI(H, max)}}}{I_{\text{IN\_SET(OL,min)}} - \frac{V_{\text{PWMI(H, max)}} + V_{\text{F}}}{R_{\text{SET(max)}}}}$$
(14)

$$R_{\text{PWMI(max)}} = \frac{V_{\text{PWMI(H, min)}}}{n_{N-1} \cdot 4 \cdot \frac{V_{\text{IN\_SET(max)}}}{R_{\text{SET(min)}}}}$$
(15)

 $V_{\rm F}$  represents the voltage drop across the diode between the IN\_SET- and the PWMI-pin.

Note: If one channel of the device should not be used, the according output needs to be connected to GND, which leads to a disabling of this output.

Note: In case of a double fault, where the loads of two channels are faulty at the same time, the device operates as in normal operation. This feature is implemented to avoid any unwanted switch off during significant supply voltage drops. Please refer to **Chapter 9.2**.

#### 9.2 **Double Fault Conditions**

The TLD1326EL has an integrated double fault detection feature. This feature is implemented to detect significant supply voltage drops. During such supply voltage drops close to the forward voltage of the LEDs the drivers outputs remain active. In case of load faults on two or more outputs within the time period  $t_{\rm N-1}$  the device disables the diagnosis to avoid any uncorrect open load diagnosis during low supply voltages close to the forward voltages of the connected LED chains. If the faults between two or three channels happen with a delay of longer than  $t_{\rm OL}$  the double fault detection feature is not active, i.e. the device is not turned on.

#### 9.3 Electrical Characteristics IN\_SET Pin and Load Diagnosis

#### Electrical Characteristics IN\_SET pin and Load Diagnosis

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$ , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	lues	Unit	Conditions
			Min.	Тур.	Max.		
9.3.1	IN_SET reference voltage	V <sub>IN_SET(ref)</sub>	1.19	1.23	1.27	V	<sup>1)</sup> V <sub>OUTx</sub> = 3.6 V T <sub>j</sub> = 25115 °C
9.3.2	IN_SET N_1 voltage	V <sub>IN_SET(N-1)</sub>	4	-	5.5	V	$V_{S} > 8 V$ $V_{j} = 25150 ^{\circ}C$ $V_{S} = V_{OUTx}  (OL)_{x}$



#### **Load Diagnosis**

#### **Electrical Characteristics IN\_SET pin and Load Diagnosis** (cont'd)

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 40 V,  $T_j = -40 ^{\circ}\text{C}$  to  $+150 ^{\circ}\text{C}$ ,  $R_{SET} = 12 \text{ k}\Omega$ , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
9.3.3	IN_SET N_1 voltage	V <sub>IN_SET(N-1)</sub>	3.2	-	5.5	V	$V_{S} = 5.5 \text{ V}$ $V_{J} = 25150 \text{ °C}$ $V_{S} = V_{OUTx} \text{ (OL)}$
9.3.4	IN_SET N_1 current	I <sub>IN_SET(N-1)</sub>	1.5	-	7.4	mA	1) $V_S > 8 \text{ V}$ $T_j = 25150 \text{ °C}$ $V_{IN\_SET} = 4 \text{ V}$ $V_S = V_{OUTx} \text{ (OL)}$
9.3.5	N-1 high threshold	V <sub>N-1(th)</sub>	2.45	2.85	3.2	V	V <sub>S</sub> > 8 V
9.3.6	N-1 output current	I <sub>N-1</sub>	12	20	28	μΑ	$V_{\rm S} > 8  \rm V$ $V_{\rm N-1} = 2  \rm V$
9.3.7	N-1 detection voltage $V_{PS(N-1)} = V_S - V_{OUTx}$	V <sub>PS(N-1)</sub>	0.2	-	0.4	V	V <sub>S</sub> > 8 V
9.3.8	IN_SET activation current without turn on of output stages	I <sub>IN_SET(act)</sub>	2	-	15	μΑ	See Figure 15

24

<sup>1)</sup> Not subject to production test, specified by design

#### **Power Stage**



#### 10 Power Stage

The output stages are realized as high side current sources with a current of 120 mA. During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED.

The maximum current of each channel is limited by the power dissipation and used PCB cooling areas (which results in the applications  $R_{\text{th IA}}$ ).

For an operating current control loop the supply and output voltages according to the following parameters have to be considered:

- Required supply voltage for current control V<sub>S(CC)</sub>, Pos. 6.3.8
- Voltage drop over output stage during current control V<sub>PS(CC)</sub>, Pos. 10.2.6
- Required output voltage for current control V<sub>OUTx(CC)</sub>, Pos. 10.2.7

#### 10.1 Protection

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

#### 10.1.1 Over Load Behavior

An over load detection circuit is integrated in the LITIX™ Basic IC. It is realized by a temperature monitoring of the output stages (OUTx).

As soon as the junction temperature exceeds the current reduction temperature threshold  $T_{\rm j(CRT)}$  the output current will be reduced by the device by reducing the IN\_SET reference voltage  $V_{\rm IN\_SET(ref)}$ . This feature avoids LED's flickering during static output overload conditions. Furthermore, it protects LEDs against over temperature, which are mounted thermally close to the device. If the device temperature still increases, the three output currents decrease close to 0 A. As soon as the device cools down the output currents rise again.




Figure 19 Output current reduction at high temperature

Note: This high temperature output current reduction is realized by reducing the IN\_SET reference voltage voltage (**Pos. 9.3.1**). In case of very high power loss applied to the device and very high junction temperature the output current may drop down to  $I_{OUTx} = 0$  mA, after a slight cooling down the current increases again.

#### 10.1.2 Reverse Battery Protection

The TLD1326EL has an integrated reverse battery protection feature. This feature protects the driver IC itself, but also connected LEDs. The output reverse current is limited to  $I_{\text{OUTx(rev)}}$  by the reverse battery protection.



#### **Power Stage**

Note: Due to the reverse battery protection a reverse protection diode for the light module may be obsolete. In case of high ISO-pulse requirements and only minor protecting components like capacitors a reverse protection diode may be reasonable. The external protection circuit needs to be verified in the application.

#### 10.2 **Electrical Characteristics Power Stage**

#### **Electrical Characteristics Power Stage**

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 18 V,  $T_j = -40 ^{\circ}\text{C}$  to  $+150 ^{\circ}\text{C}$ ,  $V_{OUTx} = 3.6 \text{ V}$ , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
10.2.1	Output leakage current	I <sub>OUTx(leak)</sub>				μΑ	V <sub>EN</sub> = 5.5 V
		, ,					$I_{\text{IN\_SET}} = 0  \mu A$
							$V_{\rm OUTx} = 2.5  \rm V$
			_	_	7		$T_{\rm i} = 150  {\rm ^{\circ}C}$
			_	_	3		$^{1)}T_{j} = 85 ^{\circ}C$
10.2.2	Output leakage current in	-	_	-	50	μΑ	$^{1)} V_{EN} = 5.5 \text{ V}$
	boost over battery setup	I <sub>OUTx(leak,B2B)</sub>					$I_{\text{IN\_SET}} = 0  \mu \text{A}$
							$V_{\rm OUTx}^{-} = V_{\rm S} = 40 \text{ V}$
10.2.3	Reverse output current	-I <sub>OUTx(rev)</sub>	-	_	1	μΑ	$^{1)}V_{S} = -16 \text{ V}$
							Output load: LED with
							break down voltage
							< - 0.6 V
10.2.4	Output current accuracy	$k_{LT}$					<sup>1)</sup> T <sub>i</sub> = 25115 °C
	limited temperature range						$V_{\rm S} = 818  \rm V$
							$V_{PS} = 2 \text{ V}$
			697	750	803		$R_{\text{SET}} = 612 \text{ k}\Omega$
			645	750	855		$R_{\rm SET} = 30 \text{ k}\Omega$
10.2.5	Output current accuracy over temperature	$k_{ALL}$					<sup>1)</sup> T <sub>i</sub> = -40115 °C
							$V_{\rm S} = 818  \rm V$
							$V_{PS} = 2 \text{ V}$
			697	750	803		$R_{\text{SET}} = 612 \text{ k}\Omega$
			645	750	855		$R_{\rm SET} = 30 \text{ k}\Omega$
10.2.6	Voltage drop over power	$V_{PS(CC)}$	0.75	_	_	V	$^{1)} V_{\rm S} = 13.5  \rm V$
	stage during current						$R_{\text{SET}} = 12 \text{ k}\Omega$
	control $V_{PS(CC)} = V_S - V_{OUTx}$						$I_{OUTx} \ge 90\%$ of
							$(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.7	Required output voltage for current control	$V_{\text{OUTx(CC)}}$	2.3	_	-	V	$^{1)}V_{S} = 13.5 \text{ V}$
							$R_{\text{SET}} = 12 \text{ k}\Omega$
							$I_{OUTx} \ge 90\%$ of
							$(k_{\rm LT(typ)}/R_{\rm SET})$



#### **Power Stage**

#### **Electrical Characteristics Power Stage** (cont'd)

Unless otherwise specified:  $V_S = 5.5 \text{ V}$  to 18 V,  $T_j = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$ ,  $V_{\text{OUTx}} = 3.6 \text{ V}$ , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	L	Limit Values			Conditions
			Min.	Тур.	Max.		
10.2.8	Maximum output current	I <sub>OUT(max)</sub>	120	-	-	mA	$R_{SET}$ = 4.7 k $\Omega$ The maximum output current is limited by the thermal conditions. Please refer to Pos. 4.3.1 - Pos. 4.3.3
10.2.9	PWMI turn on time	t <sub>ON(PWMI)</sub>	-	_	15	μs	<sup>2)</sup> $V_S = 13.5 \text{ V}$ $R_{SET} = 12 \text{ k}\Omega$ PWMI $\rightarrow$ L $I_{OUTx} = 80\% \text{ of}$ $(k_{LT(typ)}/R_{SET})$
10.2.10	PWMI turn off time	t <sub>OFF(PWMI)</sub>	-	_	10	μs	$^{2)}$ $V_S = 13.5$ V $R_{SET} = 12$ kΩ PWMI → H $I_{OUTx} = 20\%$ of $(k_{LT(typ)}/R_{SET})$
10.2.11	IN_SET turn on time	t <sub>ON(IN_SET)</sub>	-	-	15	μs	$V_{\rm S} = 13.5 \text{ V}$ $I_{\rm IN\_SET} = 0 \rightarrow 100 \mu\text{A}$ $I_{\rm OUTx} = 80\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.12	IN_SET turn off time	t <sub>OFF(IN_SET)</sub>	-	_	10	μs	$V_{\rm S} = 13.5 \text{ V}$ $I_{\rm IN\_SET} = 100 \rightarrow 0  \mu\text{A}$ $I_{\rm OUTx} = 20\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.13	VS turn on time	t <sub>ON(VS)</sub>	-	_	20	μs	$^{1) 3)}$ $V_{EN}$ = 5.5 V $R_{SET}$ = 12 kΩ $V_{S}$ = 0 → 13.5 V $I_{OUTx}$ = 80% of $(k_{LT(typ)}/R_{SET})$
10.2.14	Current reduction temperature threshold	$T_{\rm j(CRT)}$	_	140	-	°C	$I_{OUTx}^{1} = 95\% \text{ of}$ $(k_{LT(typ)}/R_{SET})$
10.2.15	Output current during current reduction at high temperature	I <sub>OUT(CRT)</sub>	85% of $(k_{\rm LT(typ)} / R_{\rm SET})$	-	-	A	$^{1)}$ $R_{SET} = 12 \text{ kΩ}$ $T_{j} = 150 \text{ °C}$


- 1) Not subject to production test, specified by design
- 2) see also Figure 8
- 3) see also Figure 6



#### **Application Information**

#### **Application Information** 11

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



System diagram DC/DC control SEPIC + N-1 detection Figure 20



#### **Application Information**




Figure 21 System diagram DC/DC control Boost + N-1 detection

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

# 11.1 Further Application Information

For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>

#### **Package Outlines**



### 12 Package Outlines




Figure 22 PG-SSOP-14

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

# infineon

### **Revision History**

# 13 Revision History

Revision	Date	Changes
1.0	2013-08-08	Inital revision of data sheet
1.1	2015-03-19	Updated parameters K <sub>LT</sub> and K <sub>ALL</sub> in the chapter Power Stage
1.2	2018-04-26	Updated to latest template
1.2	2018-04-26	Updated application drawing
1.2	2018-04-26	Updated package marking
1.2	2018-04-26	Updated package figure
1.2	2018-04-26	Updated Chapter 7.1
1.2	2018-04-26	Updated Figure 20



# **Table of Contents**

1	Overview	. 1
2	Block Diagram	. 3
<b>3</b> 3.1 3.2	Pin Configuration	. 4
<b>4</b> 4.1 4.2 4.3	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance	. 7
<b>5</b> 5.1 5.2 5.3 5.3.1 5.3.2	EN Pin  EN Function Internal Supply Pin  EN Unused  EN - Pull Up to VS  EN - Direct Connection to VS	. 8 . 9 10 10
6.1 6.2 6.3	PWMI Pin  PWM Dimming .  Internal PWM Unit  Electrical Characteristics Internal Supply / EN / PWMI Pin .	12
<b>7</b> 7.1 7.2	FB Pin	16
<b>8</b> 8.1 8.2	IN_SET Pin  Output Current Adjustment via RSET  Smart Input Pin	18
9.1 9.2 9.3	Load Diagnosis  N-1 Detection  Double Fault Conditions  Electrical Characteristics IN_SET Pin and Load Diagnosis	23 23
10 10.1 10.1.1 10.1.2 10.2	Protection Over Load Behavior	25 25 25
<b>11</b> 11.1	Application Information	
12	Package Outlines	30
13	Revision History	31
	Table of Contents	32

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2018-04-26 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference TLD1326EL

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.