

# **PI2EQX4401**

## 2.5Gbps x1 Lane Serial PCI Express Repeater/Equalizer with Clock Buffer

### Features

- One high-speed PCI Express lane
- Adjustable Transmiter De-Emphasis & Amplitude
- Adjustable Receiver Equalization
- One Spread Spectrum Reference Clock Buffer Output
- 100Ω Differential CML I/O's
- Low Power (100mW per Channel)
- Stand-by Mode Power Down State
- V<sub>CC</sub> Operating Range: 1.8V ±0.1V
- Built in Clock Buffer
- Packaging (Pb-free & Green): — 36-pad TQFN (ZF36)

### Description

Pericom Semiconductor's PI2EQX4401 is a low power, PCI-Express compliant signal re-driver. The device provides programmable equalization, amplification, and de-emphasis by using 4 select bits, SEL[0:3], to optimize performance over a variety of physical mediums by reducing Inter-symbol interference. PI2EQX4401 supports two 100 Differential CML data I/O's between the Protocol ASIC to a switch fabric, across a backplane, or extends the signals across other distant data pathways on the user's platform.

The integrated equalization circuitry provides flexibility with signal integrity of the PCI Express signal before the re-driver. Whereas the integrated de-emphasis circuitry provides flexibility with signal integrity of the PCI Express signal after the re-driver.

In addition to providing signal re-conditioning, Pericom's PI2EQX4401 also provides power management Stand-by mode operated by a Bus Enable pin.



### **Pin Description**





# **Pin Description**

Pin #	Pin Name	I/O	Description	
1, 6, 10, 23, 28	V <sub>DD</sub>	PWR	1.8V Supply Voltage	
2	AI+	Ι	Positive CML Input Channel A with internal 50Ω pull down	
3	AI-	Ι	Negative CML Input Channel A with internal 50 $\Omega$ pull down	
4, 9, 20, 25	GND	PWR	Supply Ground	
22	BI+	Ι	Positive CML Input Channel B with internal $50\Omega$ pull down	
21	BI-	Ι	Negative CML Input Channel B with internal $50\Omega$ pull down	
33, 34	SEL[0:1]_A	Ι	Selection pins for equalizer (see Amplifier Configuration Table)	
13, 14	SEL[0:1]_B	Ι	w/ 50K $\Omega$ internal pull up	
32	SEL[2]_A	Ι	Selection pins for amplifier (see Amplifier Configuration Table)	
15	SEL[2]_B	Ι	w/ 50K $\Omega$ internal pull up	
31	SEL[3]_A	Ι	Selection pins for De-Emphasis (See De-Emphasis Configuration Table)	
16	SEL[3]_B	Ι	w/ 50K $\Omega$ internal pull up	
27	AO+	0	Positive CML Output Channel A internal 50 $\Omega$ pull up during normal operation and 2K $\Omega$ pull up otherwise.	
26	AO-	О	Negative CML Output Channel A with internal 50 $\Omega$ pull up during normal operation and 2K $\Omega$ pull up otherwise.	
7	BO+	О	Positive CML Output Channel B with internal 50 $\Omega$ pull up during normal operation and 2K $\Omega$ pull up otherwise.	
8	BO-	0	Negative CMLOutput Channel B with internal 50 $\Omega$ pull up during normal operation and 2K $\Omega$ pull up otherwise.	
30, 29	EN_[A,B]	Ι	EN_[A:B] is the enable pin. A LVCMOS high provides normal operation. A LVC-MOS low selects a low power down mode.	
12	CLKIN-	Ι	Differential Image Deference Class	
11	CLKIN+	Ι	Differential Input Reference Clock	
17, 18	OUT+, OUT-	0	Differential Reference Clock Output	
5	AVDD	PWR	1.8V Analog supply voltage	
24	AGND	PWR	Analog ground	
19	IREF	0	External $475\Omega$ resistor connection to set the differential output current	
35, 36	NC	N/A	No connect pins. For normal operation, leave pins floating	



#### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Output Swing Control**

SEL2_[A:B]	Swing
0	1x
1	1.2x

### **Output De-emphasis Adjustment**

SEL3_[A:B]	De-emphasis
0	0dB
1	-3.5dB

#### **Equalizer Selection**

SEL0_[A:B] SEL1_[A:B]		Compliance Channel		
0	0	no equalization		
0	1	[0:2.5dB] @ 1.25 GHz		
1	0	[2.5:4.5dB] @ 1.25 GHz		
1	1	[4.5:6.5dB] @ 1.25 GHz		



### **AC/DC Electrical Characteristics** (V<sub>DD</sub> = 1.8 ±0.1V)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Da	Consta Domon	EN = LVCMOS Low			0.1	w	
Ps	Supply Power	EN = LVCMOS High			0.3	W	
	Latency	From input to output		2.0		ns	
CML Receive	r Input						
RL <sub>RX</sub>	Return Loss	50 MHz to 1.25 GHz		12		dB	
V <sub>RX-DIFFP-P</sub>	Differential Input Peak-to- peak Voltage		0.175		1.200	V	
V <sub>RX</sub> -CM-ACP	AC Peak Common Mode Input Voltage				150	mV	
Z <sub>RX-DIFF-DC</sub>	DC Differential Input Impedance		80	100	120	Ω	
Z <sub>RX-DC</sub>	DC Input Impedance		40	50	60		
Equalization							
J <sub>RS</sub>	Residual Jitter $^{(1,2)}$	Total Jitter			0.3	Ulp-p	
		Deterministic jitter			0.2		
J <sub>RM</sub>	Random Jitter <sup>(1,2)</sup>			1.5		psrms	

#### Notes

- 1. K28.7 pattern is applied differentially at point A as shown in Figure 1.
- 2. Total jitter does not include the signal source jitter. Total jitter  $(TJ) = (14.1 \times RJ + DJ)$  where RJ is random RMS jitter and DJ is maximum deterministic jitter. Signal source is a K28.5 ± pattern (00 1111 1010 11 0000 0101) for the deterministic jitter test and K28.7 (0011111000) or equivalent for random jitter test. Residual jitter is that which remains after equalizing media-induced losses of the environment of Figure 1 or its equivalent. The deterministic jitter at point B must be from media-induced loss, and not from clock source modulation. JItter is measured at 0V at point C of Figure 1.



Figure 1. Test Condition Referenced in the Electrical Characteristic Table



### AC/DC Electrical Characteristics ( $T_A = 0$ to 70°C)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
CML Transmitte	er Output (100 $\Omega$ differential)					
V <sub>DIFFP</sub>	Output Voltage Swing	Differential Swing   V <sub>TX-D+</sub> - V <sub>TX-D-</sub>	400		900	mVp-p
V <sub>TX-C</sub>	Common-Mode Voltage	$ V_{TX-D+} + V_{TX-D-}  / 2$		V <sub>CC</sub> - 0.3		
t <sub>F</sub> , t <sub>R</sub>	Transition Time	20% to 80% <sup>(1)</sup>			150	ps
Z <sub>OUT</sub>	Output resistance	Single ended	40	50	60	Ω
Z <sub>TX-DIFF-DC</sub>	DC Differential TX Impedance		80	100	120	Ω
C <sub>TX</sub>	AC Coupling Capacitor		75		200	nF
V <sub>TX</sub> -DIFFP-P	Differential Peak-to-peak Ouput Voltage	$V_{TX-DIFFP-P} = 2 *  V_{TX-D+} - V_{TX-D-} $	0.8		1.8	V
LVCMOS Contr	ol Pins					
V <sub>IH</sub>	Input High Voltage		$0.65 \times V_{DD}$			17
V <sub>IL</sub>	Input Low Voltage				$0.35 \times V_{DD}$	V
I <sub>IH</sub>	Input High Current				250	
I <sub>IL</sub>	Input Low Current				500	μA

Note:

1. Using K28.7 (0011111000) pattern)



### AC Switching Characteristics for Clock Buffer ( $V_{DD}$ = 1.8 ±0.1V, $AV_{DD}$ = 1.8 ±0.1V) <sup>(3)</sup>

Symbol	Parameters		Max.	Units	Notes
T <sub>rise</sub> / T <sub>fall</sub>	Rise and Fall Time (measured between $0.175V$ to $0.525V$ ) <sup>(1)</sup>	125	525	na	1
$\Delta T_{rise} / \Delta T_{fall}$	Rise and Fall Time Variation		75	ps	1
V <sub>HIGH</sub>	Voltage High including overshoot	660	900		1
V <sub>LOW</sub>	Voltage Low including undershoot	-200		N	1
V <sub>CROSS</sub>	Absolute crossing point voltages	200	550	mV	1
$\Delta V_{CROSS}$	Total Variation of Vcross over all edges		250		1
T <sub>DC</sub>	Duty Cycle (input duty cycle = $50\%$ ) <sup>(2)</sup>	45	55	%	2

#### Notes:

- 1. Measurement taken from Single Ended waveform.
- 2. Measurement taken from Differential waveform.
- 3. Test configuration is  $R_S = 33.2\Omega$ ,  $Rp = 49.9\Omega$ , and 2pF.

#### **Configuration Test Load Board Termination**



Figure 2. Configuration test load board termination

#### Note:

• TLA and TLB are 3" transmission lines.



### Packaging Mechanical: 36-pad TQFN (ZF36)



#### **Ordering Information**

Ordering Number	Package Code	Package Description		
PI2EQX4401ZFE	ZF	Pb-Free and Green 36-pad TQFN		

#### Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- X suffix = Tape/Reel