SDAS124C - APRIL 1982 - REVISED AUGUST 1996

- **3-State Outputs Interface Directly With** System Bus
- **Provide Bus Interface From Multiple** Sources in High-Performance Systems
- **Package Options Include Plastic** Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

These data selectors/multiplexers are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable ( $\overline{OE}$ ) input is at a high logic level.

The SN54ALS257A and SN54ALS258A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS257A, SN74ALS258A, SN74AS257, and SN74AS258 are characterized for operation from 0°C to 70°C.

SN54ALS257A, SN54ALS258A J PACKAGE
SN74ALS257A, SN74ALS258A, SN74AS257,
SN74AS258 D OR N PACKAGE
(TOP VIEW)

A/B [ 1A [ 1B [ 1Y [ 2A [ 2B [ 2Y [ GND ]	1 2 3 4 5 6 7 8	σ	14 13 12	] V <sub>CC</sub> ] OE ] 4A ] 4B ] 4Y ] 3A ] 3B ] 3Y
				,

#### SN54ALS257A, SN54ALS258A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

	FUNCTION TABLE											
	INPU	JTS		OUTPUT Y								
	-	DA	TA	SN54ALS257A	SN54ALS258A							
OE	A/B	Α	В	SN74ALS257A SN74AS257	SN74ALS258A SN74AS258							
Н	Х	Х	Х	Z	Z							
L	L	L	Х	L	н							
L	L	Н	Х	Н	L							
L	Н	Х	L	L	н							
L	Н	Х	Н	Н	L							

#### FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDAS124C – APRIL 1982 – REVISED AUGUST 1996

#### logic symbols<sup>†</sup>



 $^\dagger$  These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagrams (positive logic)





Pin numbers shown are for the D, J, and N packages.



SDAS124C – APRIL 1982 – REVISED AUGUST 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Voltage applied to a disabled 3-state output 5.5	V
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 1): D package	W
N package 1.1 V	W
Operating free-air temperature range, T <sub>A</sub> : SN54ALS257A, SN54ALS258A	,C
SN74ALS257A, SN74ALS258A	,C
Storage temperature range, T <sub>stg</sub>	,C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

#### recommended operating conditions

			54ALS25 54ALS25		SN74ALS257A SN74ALS258A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SDAS124C – APRIL 1982 – REVISED AUGUST 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	ST CONDITIONS		4ALS257 4ALS258		-	4ALS257 4ALS258		UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	lı = -18 mA			-1.5			-1.5	V
		$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
VOH			$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Varia			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μA
IOZL		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μΑ
lj		V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
ΙΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
۱ <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$			-0.1			-0.1	mA
10‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		3	8		3	6	
	SN54ALS257A, SN74ALS257A	V <sub>CC</sub> = 5.5 V	Outputs low		8	12		8	12	
1	01114/12020111	Outputs disabled		9	14		9	14	mA	
ICC			Outputs high		2.5	5		2.5	4	ША
	SN54ALS258A, SN74ALS258A	V <sub>CC</sub> = 5.5 V	Outputs low		7	11		7	11	
			Outputs disabled		8	13		8	13	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL : R1 : R2 :	c = 4.5 V = 50 pF, = 500 Ω, = 500 Ω, = MIN to			UNIT
			SN54AL	S257A	SN74AL	S257A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	Any V	2	12	2	10	20
<sup>t</sup> PHL		Any Y	2	14	2	12	ns
<sup>t</sup> PLH	Ā/B	A	4	21	6	18	
<sup>t</sup> PHL	A/B	Any Y	6	25	6	22	ns
<sup>t</sup> PZH	OE		3	20	4	16	
tPZL	OE	Any Y	4	22	5	18	ns
<sup>t</sup> PHZ	ŌĒ	Anv	2	12	2	10	
<sup>t</sup> PLZ	UE	Any Y	2	35	4	15	ns

§ For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS124C - APRIL 1982 - REVISED AUGUST 1996

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>				
			SN54AL		SN74AL	S258A		
			MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A cr D	A	1	12	2	8		
<sup>t</sup> PHL	A or B	Any Y	2	9	2	7	ns	
<sup>t</sup> PLH	Ā/B	Am. 14	4	28	5	25		
<sup>t</sup> PHL	А/В	Any Y	5	25	6	20	ns	
<sup>t</sup> PZH		A	3	20	4	18		
<sup>t</sup> PZL	ŌĒ	Any Y	5	21	5	18	ns	
<sup>t</sup> PHZ	OE	Any V	2	12	2	10		
<sup>t</sup> PLZ		Any Y	3	37	4	18	ns	

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	'
Input voltage, V <sub>I</sub>	1
Voltage applied to a disabled 3-state output 5.5 V	
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 1): D package	1
N package	
Operating free-air temperature range, T <sub>A</sub> : SN74AS257, SN74AS258 0°C to 70°C	;
Storage temperature range, T <sub>stg</sub> –65°C to 150°C	;

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

#### recommended operating conditions

		SN74AS257 SN74AS258			UNIT
		MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-15	mA
IOL	Low-level output current			48	mA
ТĄ	Operating free-air temperature	0		70	°C



SDAS124C – APRIL 1982 – REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			74AS25 74AS258		UNIT	
				MIN	TYP†	MAX		
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> -2				
VOH		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -15 mA	2.4	3.2		V	
Vol		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V	
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	μΑ	
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50	μA	
	A, B, or OE					0.1	0.1 0.2 mA	
Ц	Ā/B	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.2		
	A, B, or OE					20		
ΙΗ	Ā/B	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			40	μA	
	A, B, or OE					-0.5		
Ι <sub>ΙL</sub>	Ā/B	V <sub>CC</sub> = 5.5 V,	$V_{  } = 0.4 V$			-1	mA	
lo‡	•	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA	
			Outputs high		12.1	19.7		
	SN74AS257	V <sub>CC</sub> = 5.5 V	Outputs low		19	30.6		
ICC			Outputs disabled		19.7	31.9		
			Outputs high		8.4	13.5	mA	
	SN74AS258	V <sub>CC</sub> = 5.5 V	V <sub>CC</sub> = 5.5 V Output	Outputs low		15.2	24.6	
			Outputs disabled		15.5	25.2		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS124C - APRIL 1982 - REVISED AUGUST 1996

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 V f$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to I}$ SN74AS	мах†	UNIT
			MIN	MAX	
<sup>t</sup> PLH	A at D		1	5.5	
<sup>t</sup> PHL	A or B	Any Y	1	6	ns
<sup>t</sup> PLH	Ā/B		2	11	
<sup>t</sup> PHL	А/В	Any Y	2	10	ns
<sup>t</sup> PZH	OE	Annak	2	7.5	
<sup>t</sup> PZL	OE	Any Y	2	9.5	ns
<sup>t</sup> PHZ	OE	Δου-Χ	1.5	6.5	
tPLZ	UE	Any Y	2	7	ns

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to M	<b>R1 = 500</b> Ω,		
			MIN	MAX		
<sup>t</sup> PLH	A	Anu V	1	5		
<sup>t</sup> PHL	A or B	Any Y	1	4	ns	
<sup>t</sup> PLH	Ā/B	A	2	9.5		
<sup>t</sup> PHL	А/В	Any Y	2	10	ns	
<sup>t</sup> PZH		A	2	8		
<sup>t</sup> PZL	OE	Any Y	2	10	ns	
<sup>t</sup> PHZ		Any Y	1.5	6		
<sup>t</sup> PLZ	OE .	Any f	2	6.5	ns	

<sup>+</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS124C – APRIL 1982 – REVISED AUGUST 1996





NOTES: A. C1 includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- C. when measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>f</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8862601EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862601EA SNJ54ALS258AJ	Samples
85097012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85097012A SNJ54ALS 257AFK	Samples
8509701EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8509701EA SNJ54ALS257AJ	Samples
SN74ALS257AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS257A	Samples
SN74ALS257ADG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS257A	Samples
SN74ALS257ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS257A	Samples
SN74ALS257AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS257AN	Samples
SN74ALS257ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS257AN	Samples
SN74ALS257ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS257A	Samples
SN74ALS258AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS258A	Samples
SN74ALS258AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS258AN	Samples
SN74ALS258ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS258AN	Samples
SN74AS257D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS257	Samples
SN74AS257N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS257N	Samples
SN74AS257NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74AS257	Samples
SN74AS258N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS258N	Samples
SNJ54ALS257AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85097012A SNJ54ALS 257AFK	Samples
SNJ54ALS257AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8509701EA SNJ54ALS257AJ	Samples



14-Aug-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54ALS258AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862601EA SNJ54ALS258AJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS257A, SN54ALS258A, SN74ALS257A, SN74ALS258A :



14-Aug-2021

• Catalog : SN74ALS257A, SN74ALS258A

• Military : SN54ALS257A, SN54ALS258A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS257ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74ALS257ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AS257NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS257ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74ALS257ANSR	SO	NS	16	2000	853.0	449.0	35.0
SN74AS257NSR	SO	NS	16	2000	853.0	449.0	35.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated