









AMC23C11 Fast Response, Reinforced Isolated Comparator With Adjustable Threshold and Latch Function

1 Features

- Wide high-side supply range: 3 V to 27 V
- Low-side supply range: 2.7 V to 5.5 V
- Adjustable threshold: 20 mV to 2.7 V
- Reference current for threshold adjustment: 100 µA. ±2%
- Trip threshold error: ±1% (max) at 250 mV
- Open-drain output with optional latch mode
- Propagation delay: 240 ns (typ)
- High CMTI: 55 V/ns (min)
- Safety-related certifications:
 - 7000-V_{PK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000-V_{RMS} isolation for 1 minute per UL1577
- Fully specified over the extended industrial temperature range: -40°C to +125°C

2 Applications

- Overcurrent or overvoltage detection in:
 - Motor drives
 - **Frequency inverters**
 - Solar inverters
 - **DC/DC** converters

3 Description

The AMC23C11 is an isolated comparator with a short response time. The open-drain output is separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV_{RMS} according to VDE 0884-17 and UL1577, and supports a working voltage of up to 1 kV_{PK}.

The trip threshold is adjustable from 20 mV to 450 mV in low-hysteresis mode and from 600 mV to 2.7 V in high-hysteresis mode through a single external resistor.

The open-drain output on the device supports transparent mode (LATCH input tied to GND2) where the output follows the input state, or latch mode, where the output is cleared on the falling edge of the latch input signal.

The AMC23C11 is available in an 8-pin, wide-body SOIC package and is specified over the extended industrial temperature range of -40°C to +125°C.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC23C11	SOIC (8)	5.85 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application





Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	<mark>5</mark>
6.5 Power Ratings	5
6.6 Insulation Specifications	6
6.7 Safety-Related Certifications	7
6.8 Safety Limiting Values	7
6.9 Electrical Characteristics	<mark>8</mark>
6.10 Switching Characteristics	10
6.11 Timing Diagrams	10
6.12 Insulation Characteristics Curves	
6.13 Typical Characteristics	12
7 Detailed Description	17

	7.1 Overview	. 17
	7.2 Functional Block Diagram	. 17
	7.3 Feature Description.	
	7.4 Device Functional Modes	
8	Application and Implementation	
	8.1 Application Information	
	8.2 Typical Application	
	8.3 Application Curves	
	8.4 Best Design Practices	
	8.5 Power Supply Recommendations	
	8.6 Layout	
9	Device and Documentation Support	
-	9.1 Documentation Support.	
	9.2 Receiving Notification of Documentation Updates	
	9.3 Support Resources	
	9.4 Trademarks	
	9.5 Electrostatic Discharge Caution	
	9.6 Glossary	
11	0 Mechanical, Packaging, and Orderable	
	Information	32
		. 52

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision * (February 2022) to Revision A (July 2022)	Page
•	Changed document status from advance information to production data	1



5 Pin Configuration and Functions



Figure 5-1. DWV Package, 8-Pin SOIC (Top View)

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION		
NO.	NAME	ITE	DESCRIPTION		
1	VDD1	High-side power	High-side power supply. ⁽¹⁾		
2	IN	Analog input	Analog input pin to the comparator.		
3	REF	Analog input	Reference pin that defines the trip threshold. The voltage on this pin also affects the hysteresis of the comparator, as explained in the <i>Reference Input</i> section. This pin is internally connected to a 100-µA current source. Connect a resistor from REF to GND1 to define the trip threshold, and a capacitor from REF to GND1 to filter the reference voltage. For best transient noise immunity, place the capacitor as closely to the pin as possible. This pin can also be driven by an external voltage source.		
4	GND1	High-side ground	High-side analog ground.		
5	GND2	Low-side ground	Low-side analog ground.		
6	OUT	Digital output	Open-drain output of the comparator. Connect to an external pullup resistor.		
7	LATCH	Digital input	Digital input to select latch mode (high) or transparent mode (low) of the open-drain output. Do not leave the input pin unconnected (floating). Connect to GND2 when not used.		
8	VDD2	Low-side power	Low-side power supply. ⁽¹⁾		

(1) See the *Power Supply Recommendations* section for power-supply decoupling recommendations.



6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT	
Power-supply voltage	VDD1 to GND1	-0.3	30	V	
Power-supply voltage	VDD2 to GND2	-0.3	6.5	v	
Analog input voltage	REF to GND1	-0.5	6.5	V	
Analog input voltage	IN to GND1	-6	5.5	v	
Digital input voltage	LATCH to GND1	-0.5	VDD2 + 0.5	V	
Digital output voltage	OUT to GND2	-0.5	VDD2 + 0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
Tomporatura	Junction, T _J		150	°C	
Temperature	Storage, T _{stg}	-65	150	-0	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liechostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
POWEF	R SUPPLY						
V _{VDD1}	High-side power-supply voltage	VDD1 to GND1	3.0	5	27	V	
V _{VDD2}	Low-side power supply voltage	VDD2 to GND2	2.7	3.3	5.5	V	
ANALO	G INPUT				W		
\ <i>\</i>		IN to GND1, VDD1 ≤ 4.3 V	-0.4	VD	D1 – 0.3	.,	
V _{IN}	Input voltage	IN to GND1, VDD1 > 4.3 V	-0.4		4	V	
. ,	Reference voltage	Low hysteresis mode	20		450		
V _{REF}		High hysteresis mode	600		2000 ⁽¹⁾	mV	
	Reference voltage headroom	VDD1 – V _{REF}	1.4			V	
	Filter capacitance on REF pin		20	100		nF	
DIGITA	L I/O	1			I		
	Digital input voltage	LATCH pin	GND2		VDD2	V	
	Digital output voltage	OUT to GND2	GND2		VDD2	V	
	Sink current	OUT	0		4	mA	
TEMPE	RATURE RANGE	l	-				
T _A	Specified ambient temperature		-40	25	125	°C	

(1) Reference voltages (V_{REF}) >1.6 V require V_{VDD1} > V_{VDD1,MIN} to maintain minimum headroom (V_{VDD1} - V_{REF}) of 1.4 V.

6.4 Thermal Information

		DWV (SOIC)	UNIT
		8 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	102.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	61.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
	Maximum power dissipation (both sides)	VDD1 = 25 V, VDD2 = 5.5 V	95	mW
PD		VDD1 = VDD2 = 5.5 V	30	
		VDD1 = VDD2 = 3.6 V	20	
	Maximum power dissipation (high-side)	VDD1 = 25 V	83	mW
P _{D1}		VDD1 = 5.5 V	18	
		VDD1 = 3.6 V	12	
_	Maximum power dissipation (low-side)	VDD2 = 5.5 V	12	m)//
P _{D2}		VDD2 = 3.6 V	8	mW

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	1-111	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	1-11	
DIN EN	IEC 60747-17 (VDE 0884-17) ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1060	V _{PK}
	Maximum-rated isolation	At AC voltage (sine wave)	750	V _{RMS}
V _{IOWM}	working voltage	At DC voltage	1060	V _{DC}
	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	7070	– V _{PK}
V _{IOTM}		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	8500	
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	8300	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V _{PK}
	Apparent charge ⁽⁵⁾	$ \begin{array}{l} \mbox{Method a, after input/output safety test subgroups 2 and 3,} \\ \mbox{V}_{ini} = \mbox{V}_{IOTM}, t_{ini} = 60 \mbox{ s}, \mbox{V}_{pd(m)} = 1.2 \times \mbox{V}_{IORM}, t_m = 10 \mbox{ s} \end{array} $	≤ 5	
q _{pd}		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875$ × V_{IORM} , $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	$V_{IO} = 500 \text{ V at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577		· · ·		
V _{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5700 V_{\text{RMS}}, t = 60 \text{ s} \text{ (qualification)},$ $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6840 V_{\text{RMS}}, t = 1 \text{ s} (100\% \text{ production test})$	5000	V _{RMS}

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier are tied together, creating a two-pin device.



6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition
Reinforced insulation	Single protection
Certificate number: pending	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	PARAMETER TEST CONDITIONS MIN TYP MAX					
IS	Sefety input output or ourply ourrent	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 5.5 V, T _J = 150^{\circ}C, T _A = 25^{\circ}C			220		
	Safety input, output, or supply current	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 3.6 V, T _J = 150^{\circ}C, T _A = 25^{\circ}C			340	mA	
Ps	Safety input, output, or total power	R _{0JA} = 102.8°C/W, T _J = 150°C, T _A = 25°C			1220	mW	
Ts	Maximum safety temperature				150	°C	

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S (1) and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, R_{0JA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times AVDD_{max} + I_S \times DVDD_{max}$, where $AVDD_{max}$ is the maximum high-side voltage and $DVDD_{max}$ is the maximum controller-side supply voltage.

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}$ C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, V_{REF} = 20 mV to 2.7 V⁽¹⁾, and V_{IN} = -400 mV to 4 V⁽²⁾; typical specifications are at $T_A = 25^{\circ}$ C, VDD1 = 5 V, VDD2 = 3.3 V, and V_{REF} = 250 mV (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G INPUT					
R _{IN}	Input resistance	IN pin, $0 \le V_{IN} \le 4 V$		1		GΩ
		IN pin, $0 \le V_{IN} \le 4 V^{(3)}$		0.1	25	- 0
BIAS	Input bias current	IN pin, -400 mV \leq V _{IN} \leq 0 V ⁽⁴⁾	-310	-0.5		nA
C _{IN}	Input capacitance	IN pin		4		pF
REFERE			- I			
I _{REF}	Reference current	REF to GND1, 20 mV < $V_{REF} \le 2.7 V$	99	100	101	μA
		V _{REF} rising	500	550	600	
V _{MSEL}	Mode selection threshold	V _{REF} falling	450	500	550	mV
	Mode selection threshold hysteresis			50		mV
COMPA	RATOR		- I			
V _{IT+}	Positive-going trip threshold		V _{RE}	F + V _{HYS}		mV
		$(V_{IT+} - V_{REF} - V_{HYS}),$ $V_{REF} = 20 \text{ mV}, V_{HYS} = 4 \text{ mV}$	-2		2	
E _{IT+}	Positive-going trip threshold error	$(V_{IT+} - V_{REF} - V_{HYS}),$ $V_{REF} = 250 \text{ mV}, V_{HYS} = 4 \text{ mV}$	-2		2	mV
		$(V_{IT+} - V_{REF} - V_{HYS}), V_{REF} = 2 V, V_{HYS} = 25 mV$	-5		5	
V _{IT-}	Negative-going trip threshold		V _{REF}			mV
		$(V_{IT-} - V_{REF}), V_{REF} = 20 \text{ mV}$	-2.5		2.5	
E _{IT-}	IT- Negative-going trip threshold error	$(V_{IT-} - V_{REF}), V_{REF}$ = 250 mV	-2.5		2.5	mV
		$(V_{IT-} - V_{REF}), V_{REF} = 2 V$	-5		5	
V _{IT-}	Negative-going trip threshold		–V _R	_{EF} – V _{HYS}	mV	
E _{IT-}	Negative-going trip threshold error	$(V_{IT-} + V_{REF} + V_{HYS}),$ $V_{REF} = 20$ mV, $V_{HYS} = 4$ mV	-3		3	mV
- -		(V _{IT-} + V _{REF} + V _{HYS}), V _{REF} = 250 mV, V _{HYS} = 4 mV	-3		3	v
V _{IT+}	Positive-going trip threshold			$-V_{REF}$		mV
F	Positive-going trip threshold error	$(V_{IT+} + V_{REF}), V_{REF} = 20 \text{ mV}$	-3.5		3.5	mV
E _{IT+}		$(V_{IT+} + V_{REF}), V_{REF} = 250 \text{ mV}$	-3.5		3.5	111V
V _{HYS}	Trip threshold hysteresis	$(V_{IT+} - V_{IT-}), V_{REF} \le 450 \text{ mV}$		4		mV
* HYS		$(V_{IT+} - V_{IT-}), V_{REF} \ge 600 \text{ mV}$		25		111V
DIGITAL	. I/O					
V _{IH}	High-level input voltage	LATCH pin	0.7 x VDD2		VDD2 + 0.3	V
V _{IL}	Low-level input voltage	LATCH pin	-0.3		0.3 x VDD2	V
C _{IN}	Input capacitance	LATCH pin		4		pF
V _{OL}	Low-level output voltage	I _{SINK} = 4 mA		80	250	mV
I _{LKG}	Open-drain output leakage current	VDD2 = 5 V, V _{OUT} = 5 V		5	100	nA
CMTI	Common-mode transient immunity	$ V_{IN} - V_{REF} \ge 4 \text{ mV}, R_{PULLUP} = 10 \text{ k}\Omega$	55	110		V/ns



6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}$ C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, $V_{REF} = 20 \text{ mV}$ to 2.7 V⁽¹⁾, and $V_{IN} = -400 \text{ mV}$ to 4 V⁽²⁾; typical specifications are at $T_A = 25^{\circ}$ C, VDD1 = 5 V, VDD2 = 3.3 V, and $V_{REF} = 250 \text{ mV}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT			
POWER SI	POWER SUPPLY								
		VDD1 rising			3	V			
VDD1 _{UV}	VDD1 undervoltage detection threshold	VDD1 falling			2.9	v			
VDD1 _{POR}	VDD1 power-on reset threshold	VDD1 falling			2.3	V			
VDD2 _{UV}	VDD2 underveltage detection threshold	VDD2 rising			2.7	V			
VDDZUV	VDD2 undervoltage detection threshold	VDD2 falling			2.1	v			
I _{DD1}	High-side supply current			2.7	3.7	mA			
I _{DD2}	Low-side supply current			1.8	2.2	mA			

(1) Reference voltages >1.6 V require VDD1 > VDD1_{MIN}. See the *Recommended Operating Conditions* table for details.

(2) But not exceeding the maximum input voltage specified in the Recommended Operating Conditions table.

(3) The typical value is measured at $V_{IN} = 0.4 V$.

(4) The typical value is measured at $V_{IN} = -400 \text{ mV}$.



6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LATCH	INPUT					
	Deglitch time	Falling edge 1.8			3.2	μs
OPEN-D	RAIN OUTPUT		ł			
+	Propagation dolog time IV. I rising	VDD2 = 3.3 V, V_{REF} = 250 mV, V _{OVERDRIVE} = 10 mV, C _L = 15 pF		240	380	20
t _{pH}	Propagation delay time, V _{IN} rising	VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF		210	340	ns
t _{pL}	Propagation delay time, V _{IN} falling	VDD2 = 3.3 V, V_{REF} = 250 mV, $V_{OVERDRIVE}$ = 10 mV, C_L = 15 pF		240	380	ns
	VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF		210	340	115	
t _f	Output signal fall time	R_{PULLUP} = 4.7 k Ω , C_L = 15 pF		2		ns
MODE S	ELECTION					
t _{HSEL}	Comparator hysteresis selection deglitch time	V _{REF} rising or falling		10		μs
t _{DIS13}	Comparator disable deglitch time	V _{REF} rising		10		μs
t _{EN13}	Comparator enable deglitch time	V _{REF} falling		100		μs
START-I	UP TIMING		ł			
t _{LS ,STA}	Low-side start-up time	VDD2 step to 2.7 V, VDD1 ≥ 3.0 V		40		μs
t _{HS ,STA}	High-side start-up time	VDD1 step to 3.0 V, VDD2 ≥ 2.7 V		45		μs
t _{HS,BLK}	High-side blanking time			200		μs
t _{HS,FLT}	High-side-fault detection delay time			100		μs

6.11 Timing Diagrams



Figure 6-1. Rise, Fall, and Delay Time Definition (LATCH = Low)



Figure 6-2. Functional Timing Diagram



6.12 Insulation Characteristics Curves





6.13 Typical Characteristics



















7 Detailed Description

7.1 Overview

When the voltage on the REF pin is greater than V_{MSEL} , the device operates in positive-comparator mode. This mode is particularly useful for monitoring positive voltages. The negative comparator (Cmp1) is disabled and only the positive comparator (Cmp0) is functional. The reference voltage in this mode can be as high as 2.7 V.

The AMC23C11 is an isolated comparator with an open-drain output and optional latch function. The comparator compares the input voltage (V_{IN}) against the V_{IT+} threshold that is adjustable from 20 mV to 3 V through an internally generated 100-µA reference current and a single external resistor. The open-drain output is actively pulled low when the input voltage (V_{IN}) is higher than the reference value V_{REF} . The behavior when V_{IN} drops below the trip threshold is determined by the LATCH pin, as described in the *Open-Drain Digital Output* section.

Galvanic isolation between the high- and low-voltage side of the device is achieved by transmitting the comparator states across a SiO₂-based, reinforced capacitive isolation barrier. This isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report. The digital modulation scheme used in the AMC23C11 to transmit data across the isolation barrier, and the isolation barrier characteristics itself, result in high reliability and common-mode transient immunity.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Analog Input

The comparator trips when the input voltage (V_{IN}) rises above the V_{IT+} threshold that is defined as the reference value plus the internal hysteresis voltage. The comparator releases when V_{IN} drops below the V_{IT-} threshold that equals the reference value.

The difference between V_{IT+} and V_{IT-} is referred to as the *comparator hysteresis* and is 4 mV for reference voltages below 450 mV. The integrated hysteresis makes the AMC23C11 less sensitive to input noise and provides stable operation in noisy environments without having to add external positive feedback to create hysteresis. The hysteresis increases to 25 mV for reference values (V_{REF}) greater than 600 mV. See the *Reference Input* description for more details.

Figure 7-1 shows a timing diagram of the relationship between hysteresis and switching thresholds.



Figure 7-1. Switching Thresholds and Hysteresis



7.3.2 Reference Input

The voltage on the REF pin determines the trip threshold of the comparator. The internal precision current source forces a 100- μ A current through an external resistor connected from the REF pin to GND1. The resulting voltage across the resistor (V_{REF}) equals the trip threshold, see Figure 7-1. Place a 100-nF capacitor parallel to the resistor to filter the reference voltage. This capacitor must be charged by the 100- μ A current source during power-up and the charging time may exceed the high-side blanking time (t_{HS,BLK}). In this case, as shown in Figure 7-2, the comparator may output an incorrect state after the high-side blanking time has expired until V_{REF} reaches its final value. See the *Power-Up and Power-Down Behavior* section for more details on power-up behavior.





The reference pin can be driven by an external voltage source to change the comparator threshold during operation. However, do not drive V_{REF} dynamically across the V_{MSEL} threshold during normal operation because doing so changes the hysteresis of the comparator and can lead to unintentional switching of the output.

Figure 7-3 shows a mode selection timing diagram.



Figure 7-3. Mode Selection



7.3.3 Isolation Channel Signal Transmission

The AMC23C11 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-4, to transmit the comparator output states across the SiO_2 -based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the data for the logic that drives the open-drain output buffer. The AMC23C11 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.



Figure 7-4. OOK-Based Modulation Scheme



7.3.4 Open-Drain Digital Output

The AMC23C11 provides an open-drain output with optional latching function. The output is actively pulled low when V_{IN} exceeds the threshold value defined by the voltage on the REF pin, see Figure 7-1.

The open-drain output is diode-connected to the VDD2 supply (see the *Functional Block Diagram*), meaning that the output cannot be pulled more than 500 mV above the VDD2 supply before significant current begins to flow into the OUT pin. In particular, the open-drain output is clamped to one diode voltage above ground if VDD2 is at the GND2 level. This behavior is indicated by the gray shadings in Figure 7-5 through Figure 7-10.

On a system level, the CMTI performance of an open-drain signal line depends on the value of the pullup resistor. During a common-mode transient event with a high slew rate (high dV/dt), the open-drain signal line may be pulled low due to parasitic capacitive coupling between the high-side and the low-side of the printed circuit board (PCB). The effect of the parasitic coupling on the signal level is a function of the pullup strength and a lower value pullup resistor results in better CMTI performance. The AMC23C11 has been characterized with a relatively weak pullup resistor value of 10 k Ω to ensure that the specified CMTI performance is met in a typical application with a 4.7 k Ω or lower pullup resistor.

7.3.4.1 Transparent Output Mode

The device is set to transparent mode when the LATCH pin is pulled low, thus allowing the output state to change and follow the input signal with respect to the programmed trip threshold. For example, when the input signal rises above the trip threshold, the OUT pin is pulled low. When the input signal drops below the trip threshold, the output returns to the default high output state. A common implementation using the device in transparent mode is to connect the OUT pin to a hardware interrupt input on a controller. As soon as an out-of-range condition is detected by the device and the OUT pin is pulled low, the controller interrupt terminal detects the output state change and can begin making changes to the system operation needed to address the out-of-range condition.

7.3.4.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the OUT pin to detect an overcurrent condition. A typical example of this application is a system that is only able to poll the OUT terminal state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, a change in the state of the OUT pin can be missed if the out-of-range condition does not appear during one of these periodic polling events.

Latch mode is specifically intended to accommodate these applications. The device is placed in latch mode by setting the voltage on the LATCH terminal to a logic high level. The difference between latch mode and transparent mode is how the output responds when an out-of-range event ends. In transparent mode, when the input signal drops below the trip threshold, the output state returns to the default high setting to indicate that the out-of-range event has ended.

In latch mode, when an out-of-range condition is detected and the OUT pin is pulled low, the OUT pin does not return to the default high level when the input signal drops below the trip threshold level. To clear the event, the LATCH terminal must be pulled low for at least 4 µs. Pulling the LATCH pin low allows the OUT pin to return to the default high level, provided that the input signal has dropped below the trip threshold. If the input signal is still above the threshold when the LATCH pin is pulled low, the OUT terminal remains low. When the out-of-range event is detected by the system controller, the LATCH pin can be set back to high in order to place the device back into latch mode.



7.3.5 Power-Up and Power-Down Behavior

The open-drain output powers up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, the output is actively pulled low. This condition happens after the low-side start-up time plus the high-side fault detection delay time ($t_{LS,STA} + t_{HS,FLT}$), as shown in Figure 7-5. Similarly, if the high-side supply drops below its undervoltage threshold (VDD1_{UV}) for more than the high-side fault detection delay time during normal operation, the open-drain output is pulled low, as shown in Figure 7-8. This delay allows the system to shut down reliably when the high-side supply is missing.

Communication starts between the high-side and low-side of the comparator is delayed by the high-side blanking time ($t_{HS,BLK}$, a time constant implemented on the high-voltage side) to allow the internal 300-mV reference and the voltage on the REF pin to settle, and to avoid unintentional switching of the comparator output during power-up.

Figure 7-5 through Figure 7-10 depict typical power-up and power-down scenarios.

In Figure 7-5, the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. The output powers up in a Hi-Z state. After t_{HS, FLT}, OUT is pulled low indicating a no-power fault on the high-side.

In Figure 7-6, the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. The output is initially in an active-low state, see case (1). After the high-side supply is enabled, there is a duration of $t_{HS, STA}$ + $t_{HS, BLK}$ before the device assumes normal operation and the output reflects the current state of the comparator.



In Figure 7-7, the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. The output is initially in a Hi-Z state. The high-side fault detection delay ($t_{HS,FLT}$) is shorter than the high-side blanking time ($t_{HS,BLK}$), and therefore the output is pulled low after $t_{HS,FLT}$, indicating that the high-side is not operational yet. After the high-side blanking time ($t_{HS,BLK}$) elapses, the device assumes normal operation and the output reflects the current state of the comparator.

In Figure 7-8, the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time ($t_{HS,FLT}$), the output is actively pulled low. As soon as VDD2 drops below the VDD2_{UV} threshold, the output enters a Hi-Z state.





In Figure 7-9, the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than (t_{HS,STA} + t_{HS,BLK})). After the low-side start-up time (t_{LS,STA}), the device enters normal operation.

In Figure 7-10, the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the VDD2_{UV} threshold, the output enters a Hi-Z state.



(Long Delay)

Figure 7-10. VDD2 Turns Off, Followed by VDD1



7.3.6 VDD1 Brownout and Power-Loss Behavior

Brownout is a condition where the VDD1 supply droops below the specified operating voltage range but the device remains functional. Power-loss is a condition where the VDD1 supply drops below a level where the device stops being functional. Depending on the duration and the voltage level, a brownout condition may or may not be noticeable at the output of the device. A power-loss condition is always signaled on the output of the isolated comparator.

Figure 7-11 through Figure 7-13 show typical brownout and power-loss scenarios.

In Figure 7-11, VDD1 droops below the undervoltage detection threshold (VDD1_{UV}) but recovers before the high-side-fault detection delay time ($t_{HS,FLT}$) expires. The brownout event has no effect on the comparator output.

In Figure 7-12, VDD1 droops below the undervoltage detection threshold (VDD1_{UV}) for more than the high-side-fault detection delay time ($t_{HS,FLT}$). The brownout condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation as soon as VDD1 recovers above the VDD1_{UV} threshold.



Figure 7-11. Output Response to a Short Brownout Event on VDD1

Figure 7-12. Output Response to a Long Brownout Event on VDD1

In Figure 7-13, VDD1 droops below the power-on-reset (POR) threshold (VDD1_{POR}). The power-loss condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation after a delay equal to $t_{HS,STA} + t_{HS,BLK}$ after VDD1 recovers above the VDD1_{UV} threshold.



Figure 7-13. Output Response to a Power-Loss Event on VDD1



7.4 Device Functional Modes

The AMC23C11 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.

The voltage on the REF pin affects the threshold of the comparator. For reference voltages below the V_{MSEL} threshold, the comparator operates in low-hysteresis mode. For reference voltages above the V_{MSEL} threshold, the comparator operates in high-hysteresis mode as described in the *Reference Input* section.

The device has two output operating modes that are selected based on the LATCH input pin setting: transparent mode and latch mode. These modes affect how the OUT pin responds to the changing input signal conditions. See the *Open-Drain Digital Output* section for details.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

With its low response time, high common-mode transient immunity (CMTI) and reinforced isolation barrier, the AMC23C11 is designed to provide fast and reliable overcurrent and overvoltage detection for high-voltage applications in harsh and noisy environments.

8.2 Typical Application

8.2.1 DC Link Overcurrent Detection

DC link overcurrent detection is a common requirement in DC/DC converter and motor-drive designs. Although the inductor current of a DC/DC converter or the phase currents of a motor drive are typically sensed for control purposes, phase current monitoring alone is not sufficient to detect all possible overcurrent conditions (such as shoot-through in the power stage, or DC+ and DC– shorts to ground). The most comprehensive way of implementing DC link overcurrent detection is to monitor the current in the DC+ and DC– lines. This detection, as illustrated in Figure 8-1, can be achieved by monitoring the voltage drop across two shunt resistors.

The DC+ load current flowing through the shunt resistor R10 produces a positive voltage in respect to GND1 that is monitored by the AMC23C11. When the voltage drop across R10 exceeds the reference value set by the external resistor R11, the comparator trips and signals the overcurrent event on the open-drain output OUT.

The DC– load current flowing through the shunt resistor R20 produces a negative voltage in respect to GND1 that is monitored by a AMC23C12. When the voltage drop across R20 exceeds the reference value set by the external resistor R21, the comparator trips and signals the overcurrent event on the open-drain output OUT.

The open-drain outputs from both isolated comparators are shorted together to form a single alert signal to the microcontroller unit (MCU). Similarly, both LATCH signals are tied together and can be controlled by a single GPIO pin from the MCU.

The isolated comparator on the DC+ side requires a high-side power supply that is referenced to the DC+ potential. A low-cost solution is based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings. The integrated low-dropout (LDO) regulator on the high-side of the AMC23C11 allows direct connection of the VDD1 pin to the transformer output and no further preregulation of the transformer output voltage is required.

The isolated comparator on the DC– side requires a high-side power supply that is referenced to the DC– potential. A common solution is to power the isolated comparator from the low-side gate driver supply, as illustrated in Figure 8-1, or any other voltage supply referenced to DC–. The integrated low-dropout (LDO) regulator on the high-side of the AMC23C12 supports a wide range of input voltages and greatly simplifies the power-supply design.

The fast response time and high common-mode transient immunity (CMTI) of the AMC23C11 ensure reliable and accurate operation even in high-noise environments.





Figure 8-1. Using the AMC23C11 for DC+ Overcurrent Detection

8.2.1.1 Design Requirements

Table 8-1 lists the parameters for the application example in Figure 8-1.

Table 8-1. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3 V to 27 V
Low-side supply voltage	2.7 V to 5.5 V
Shunt-resistor value	10 mΩ
Overcurrent detection threshold	30 A



8.2.1.2 Detailed Design Procedure

The value of the shunt resistors (R10 and R20) is this example is 10 m Ω . At the desired 30-A overcurrent detection level, the voltage drop across the shunt resistor is 10 m Ω × 30 A = 300 mV. The positive-going trip threshold of the comparator is V_{REF} + V_{HYS}, where V_{HYS} is 4 mV (as specified in the *Electrical Characteristics* table) and V_{REF} is the voltage across R11 (R12, respectively) that is connected between the REF and GND1 pins. R11 and R12 are calculated as (V_{TRIP} - V_{HYS}) / I_{REF} = (300 mV - 4 mV) / 100 µA = 2.96 k Ω . The next lower value from the E96 series (1% accuracy) is 2.94 k Ω , resulting in an overcurrent trip threshold (rising) of 29.8 A.

A 10- Ω , 1-nF RC filter (R15, C16 and R25, C26, respectively) is placed at the input of the comparator to filter the input signal and reduce noise sensitivity. This filter adds 10 Ω × 1 nF = 10 ns of propagation delay that must be considered when calculating the overall response time of the protection circuit. Larger filter constants are preferable to increase noise immunity if the system can tolerate the additional delay.

Table 8-2 summarizes the key parameters of the design.

Table 8-2. Overcurrent D	Table 8-2. Overcurrent Detection Design Example									
PARAMETER	VALUE									
Reference resistor value (R11, R21)	2.94 kΩ									
Reference capacitor value (C15, C25)	100 nF									
Reference voltage	296 mV									
Reference voltage settling time (to 90% of final value)	690 µs									
Overcurrent trip threshold (rising)	298 mV / 29.8 A									
Overcurrent trip threshold (falling)	294 mV / 29.4 A									

Table 8-2. Overcurrent Detection Design Example



8.3 Application Curves

Figure 8-2 shows the typical response of the AMC23C11 to a triangular input waveform with an amplitude of 310 mV_{PP}. The output (OUT) switches when VIN crosses the 250-mV level determined by the REF pin voltage that is biased to 250 mV in this example.



Figure 8-2. Output Response of the AMC23C11 to a Triangular Input Waveform

The integrated LDO of the AMC23C11 greatly relaxes the power-supply requirements on the high-voltage side and allows powering the device from non-regulated transformer, charge pump, and bootstrap supplies. As shown in Figure 8-3, the internal LDO provides a stable operating voltage to the internal circuitry, allowing the trip thresholds to remain mostly undisturbed even at ripple voltages of 2 V_{PP} and higher.



Figure 8-3. Trip Threshold Sensitivity to VDD1 Ripple Voltage (f_{RIPPLE} = 10 kHz)



8.4 Best Design Practices

Keep the connection between the low-side of the sense resistor and the GND1 pin of the AMC23C11 short and low impedance. Any voltage drop in the ground line adds error to the voltage sensed at the input of the comparator and leads to inaccuracies in the trip thresholds.

For best common-mode transient immunity, place the filter capacitor C5 as closely to the REF pin as possible as illustrated in Figure 8-5. Use a low value pullup resistor (<10 k Ω) on the open-drain output, as explained in the *Open-Drain Digital Output* section, to minimize the effect of capacitive coupling on the open-drain signal line during a common-mode transient event.

Do not operate the device with the REF pin biased close to the V_{MSEL} threshold (450-mV to 600-mV range) to avoid dynamic switching of the comparator hysteresis as explained in the *Reference Input* section.

The AMC23C11 provides a limited 200- μ s blanking time (t_{HS,BLK}) to allow the reference voltage (V_{REF}) to settle during start up. For many applications, the reference voltage takes longer to settle than the 200- μ s blanking time and the output of the comparator can possibly glitch during system start up as described in Figure 7-2. Consider the reference voltage settling time in the overall system start-up design.



8.5 Power Supply Recommendations

The AMC23C11 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 8-4 shows a decoupling schematic for the AMC23C11.

For high VDD1 supply voltages (>5.5 V) place a 10- Ω resistor (R4) is series with the VDD1 power supply for additional filtering.



Figure 8-4. Decoupling of the AMC23C11

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.6 Layout

8.6.1 Layout Guidelines

Figure 8-5 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC23C11 supply pins) and placement of the other components required by the device.

8.6.2 Layout Example



Figure 8-5. Recommended Layout of the AMC23C11



9 Device and Documentation Support 9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instrument, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC23C11DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MC23C11	Samples
AMC23C11DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MC23C11	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

31-Jan-2023



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC23C11DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Sep-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC23C11DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

16-Sep-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
AMC23C11DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6

DWV0008A



SOIC - 2.8 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



DWV0008A

EXAMPLE BOARD LAYOUT

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated