

STL36DN6F7

Dual N-channel 60 V, 23 mΩ typ., 33 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data

Image: constraint of the system PowerFLAT™ 5x6 double island Figure 1: Internal schematic diagram



Features

Order code	VDS	R _{DS(on)} max	ID
STL36DN6F7	60 V	27 mΩ	33 A

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This dual N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

		· · · · · · · · · · · · · · · · · · ·	
Order code	Marking	Package	Packing
STL36DN6F7	36DN6F7	PowerFLAT™ 5x6 double island	Tape and reel

DocID028259 Rev 3

1/15

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Package	e information	8
	4.1	PowerFLAT 5x6 double island type C package information	9
	4.2	Packing information	12
5	Revisio	n history	14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	33	А
اD ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	23	А
ID ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	9	А
ID ⁽²⁾	Drain current (continuous) at T _{pcb} =100°C	6.7	А
I _{DM} ⁽¹⁾⁽³⁾	Drain current (pulsed)	132	А
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	36	А
Ртот ⁽¹⁾	Total dissipation at $T_C = 25 \ ^{\circ}C$	58	W
Ртот ⁽²⁾	Total dissipation at $T_{pcb} = 25^{\circ}C$	4.8	W
TJ	Operating junction temperature range	55 to 175	°C
T _{stg}	Storage temperature range	-55 to 175	°C

Notes:

 $^{(1)}\mbox{This}$ value is rated according to $R_{\mbox{thj-c}}.$

 $^{(2)}\mbox{The}$ value is rated according to $R_{\mbox{thj-pcb}}.$

 $^{\rm (3)}\mbox{Pulse}$ width limited by safe operating area.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction- case	2.6	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb		°C/W

Notes:

⁽¹⁾When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Table 4: On /off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	60			V
IDSS	Zero gate voltage drain current	$V_{\text{DS}} = 60 \text{ V}, \text{ V}_{\text{GS}} = 0 \text{ V}$			1	μA
I _{GSS}	Gate-body leakage current	$V_{DS}=0~V~, V_{GS}=20~V$			100	nA
$V_{GS(th)}$	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 µA	2		4	V
RDS(on)	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 4.5 \text{ A}$		23	27	mΩ

Table 5: Dynamic

· · · · · · · · · · · · · · · · · · ·						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance			420	-	pF
Coss	Output capacitance $V_{DS} = 30 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$		-	215	-	pF
Crss	Reverse transfer capacitance			16	-	pF
Qg	Total gate charge $V_{DD} = 30 \text{ V}, \text{ I}_{D} = 9 \text{ A}$		-	8	-	nC
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V	-	2.3	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	2.1	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 V, I_D = 4.5 A,$	-	7.85	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 13: "Test circuit		3.25	-	ns
t _{d(off)}	Turn-off delay time	for resistive load switching	-	12.1	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	3.95	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage $I_{SD} = 9 A, V_{GS} = 0 V$		-		1.2	V
trr	Reverse recovery time	$I_D = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	17.1		ns
Qrr	Reverse recovery charge	V _{DD} = 48 V (see Figure 15: "Test circuit	-	6.67		nC
Irrm	Reverse recovery current	for inductive load switching and diode recovery times")	-	0.8		А

Notes:

⁽¹⁾Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.





57

2.1 Electrical characteristics (curves)







Electrical characteristics

STL36DN6F7









3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



STL36DN6F7

57

4.1 PowerFLAT 5x6 double island type C package information



Package information

STL36DN6F7

Table 8: PowerFLAT™ 5x6 double island type C mechanical data				
Dim.		mm		
Dini.	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.20	
D	5.00	5.20	5.40	
D2	4.15		4.45	
D3	4.05	4.20	4.35	
D4	4.80	5.00	5.20	
D5	0.25	0.40	0.55	
D6	0.15	0.30	0.45	
D7	1.68		1.98	
е		1.27		
E	5.95	6.15	6.35	
E2	3.50		3.70	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	
E6	0.20	0.325	0.45	
E7	0.75	0.90	1.05	
E8	0.55		0.75	
К	1.05		1.35	
L	0.725		1.025	
L1	0.05	0.15	0.25	
θ	0°		12°	



Package information



Figure 20: PowerFLAT[™] 5x6 double island recommended footprint (dimensions are in mm)



4.2 Packing information



Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape









5 Revision history

Table 9: Document revision history

Date	Revision	Changes
20-Aug-2015	1	First release.
22-Oct-2015	2	Document status promoted from preliminary to production data. Updated Section 2: "Electrical ratings" and Section 3: "Electrical characteristics". Added Section 3.1: "Electrical characteristics (curves)".
10-May-2017	3	Modified title and features table on cover page. Modified Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "On /off states" Modified Figure 4: "Output characteristics", Figure 5: "Transfer characteristics", Figure 7: "Static drain-source on-resistance" and Figure 12: "Source-drain diode forward characteristics". Minor text changes.



STL36DN6F7

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

