





LM5046 SNVS703H – FEBRUARY 2011 – REVISED NOVEMBER 2014

Support &

Community

29

# LM5046 Phase-Shifted Full-Bridge PWM Controller With Integrated MOSFET Drivers

Technical

Documents

Sample &

Buv

# **1** Features

- Highest Integration Controller for Small Form Factor, High-Density Power Converters
- High-Voltage Start-Up Regulator
- Intelligent Sync Rectifier Start-Up Allows Linear Turn-on into Prebiased Loads
- Synchronous Rectifiers Disabled in UVLO Mode and Hiccup Mode
- Two Independent, Programmable Dead-Time Adjustments to Enable Zero-Volt Switching
- Four High-Current 2-A Bridge Gate Drivers
- Wide-Bandwidth Opto-Coupler Interface
- Configurable for Either Current Mode or Voltage
   Mode Control
- Dual-Mode Overcurrent Protection
- Resistor Programmed 2-MHz Oscillator
- Programmable Line UVLO and OVP

# 2 Applications

- E-Bike
- Military: Radar/Electronic Warfare
- Power: Telecom DC/DC Module: Analog
- Private Branch Exchange (PBX)
- Solar Power Inverters
- Vector Signal Generator
- Microwave Oven
- Point-to-Point Microwave Backhaul
- Power: Telecom/Server AC/DC Supply: Dual Controller: Analog
- Solar Micro-Inverter
- TETRA Base Station
- Washing Machine: Low-End

# 3 Description

Tools &

Software

The LM5046 PWM controller contains all of the features necessary to implement a phase-shifted fullbridge topology power converter using either current mode or voltage mode control. This device is intended to operate on the primary side of an isolated DC-DC converter with input voltage up to 100 V. This highly integrated controller-driver provides dual 2-A high- and low-side gate drivers for the four external bridge MOSFETs, plus control signals for the secondary-side synchronous rectifier MOSFETs. External resistors program the dead-time to enable zero-volt switching of the primary FETs. Intelligent startup of the synchronous rectifiers allows monotonic turnon of the power converter even with prebias load conditions. Additional features include cycle-by-cycle current limiting, hiccup mode restart, programmable soft-start, synchronous rectifier soft-start, and a 2-MHz capable oscillator with synchronization capability and thermal shutdown.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
L MEOAC	HTSSOP (28)	9.70 mm x 4.40 mm
LM5046	WSON (28)	5.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Phase-Shifted Full-Bridge Power Converter



# **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	<mark>6</mark>
	6.1	Absolute Maximum Ratings	6
	6.2	Handling Ratings	<mark>6</mark>
	6.3	Recommended Operating Conditions	<mark>6</mark>
	6.4	Thermal Information	7
	6.5	Electrical Characteristics	7
	6.6	Typical Characteristics	10
7	Deta	ailed Description	
	7.1	Overview	12
	7.2	Functional Block Diagram	12

	7.3	Feature Description	. 13
	7.4	Device Functional Modes	. 22
8	App	lication and Implementation	25
	8.1	Application Information	25
	8.2	Typical Application	25
9	Pow	er Supply Recommendations	37
10	Laye	out	37
	10.1	Layout Guidelines	37
	10.2	Layout Example	37
11	Dev	ice and Documentation Support	39
	11.1	Trademarks	. 39
	11.2	Electrostatic Discharge Caution	. 39
	11.3	Glossary	39
12	Mec	hanical, Packaging, and Orderable	
	Infor	mation	39

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (March 2013) to Revision H

•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
	Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
	section1

#### Changes from Revision F (March 2013) to Revision G

•	Changed layout of National Data Sheet to TI format	25
---	--	----

#### EXAS **ISTRUMENTS**

www.ti.com

Page

Page



#### LM5046 SNVS703H-FEBRUARY 2011-REVISED NOVEMBER 2014

# 5 Pin Configuration and Functions



LM5046 SNVS703H – FEBRUARY 2011 – REVISED NOVEMBER 2014

www.ti.com

Texas Instruments

	Pin Functions							
		PIN						
NAME	38 PIN TSSOP NO.	28 PIN TSSOP NO.	WQFN NO.	I/O	DESCRIPTION	APPLICATION INFORMATION		
UVLO	1	1	25	I	Line Undervoltage Lockout	An external voltage divider from the power source sets the shutdown and standby comparator levels. When UVLO reaches the 0.4 V threshold the VCC and REF regulators are enabled. At the 1.25 V threshold, the SS pin is released and the controller enters the active mode. Hysteresis is set by an internal current sink that pulls 20 $\mu$ A from the external resistor divider.		
OVP/O TP	2	2	26	I	Overvoltage Protection	An external voltage divider from the input power supply sets the shutdown level during an over-voltage condition. Alternatively, an external NTC thermistor voltage divider can be used to set the shutdown temperature. The threshold is 1.25 V. Hysteresis is set by an internal current that sources 20 $\mu A$ of current into the external resistor divider.		
RAMP	4	3	27	I	Input to PWM Comparator	Modulation ramp for the PWM comparator. This ramp can be a signal representative of the primary current (current mode) or proportional to the input voltage (feed-forward voltage mode). This pin is reset to GND at the end of every cycle.		
CS	6	4	28	I	Current Sense Input	If CS exceeds 750 mV the PWM output pulse will be terminated, entering cycle-by-cycle current limit. An internal switch holds CS low for 40 nS after either output switches high to blank leading edge transients.		
SLOPE	7	5	1	ο	Slope Compensation Current	A ramping current source from 0 to 100 $\mu$ A is provided for slope compensation in current mode control. This pin can be connected through an appropriate resistor to the CS pin to provide slope compensation. If slope compensation is not required, SLOPE must be tied to ground.		
COMP	8	6	2	I	Input to the Pulse Width Modulator	An external opto-coupler connected to the COMP pin sources current into an internal NPN current mirror. The PWM duty cycle is at maximum with zero input current, while 1 mA reduces the duty cycle to zero. The current mirror improves the frequency response by reducing the AC voltage across the opto-coupler.		
REF	9	7	3	0	Output of a 5V reference	Maximum output current is 15 mA. Locally decouple with a $0.1\mu F$ capacitor.		
RT/SY NC	10	8	4	I	Oscillator Frequency Control and Frequency Synchronization	The resistance connected between RT and AGND sets the oscillator frequency. Synchronization is achieved by AC coupling a pulse to the RT/SYNC pin that raises the voltage at least 1.5 V above the 2 V nominal bias level.		
AGND	11	9	5	I	Analog Ground	Connect directly to the Power Ground.		
RD1	12	10	6	I	Passive to Active Delay	The resistance connected between RD1 and AGND sets the delay from the falling edge of HO1/SR1 or LO1/SR2 and the rising edge of LO1 or HO1 respectively.		
RD2	13	11	7	I	Active to Passive Delay	The resistance connected between RD2 and AGND sets the delay from the falling edge of LO2 or HO2 and the rising edge of HO2 or LO2 respectively.		
RES	16	12	8	I	Restart Timer	Whenever the CS pin exceeds the 750 mV cycle-by-cycle current limit threshold, $30 \ \mu$ A current is sourced into the RES capacitor for the remainder of the PWM cycle. If the RES capacitor voltage reaches 1.0 V, the SS capacitor is discharged to disable the HO1, HO2, LO1, LO2 and SR1, SR2 outputs. The SS pin is held low until the voltage on the RES capacitor has been ramped between 2 V and 4 V eight times by 10 $\mu$ A charge and 5 $\mu$ A discharge currents. After the delay sequence, the SS capacitor is released to initiate a normal start-up sequence.		



# Pin Functions (continued)

PIN 28 DIN 28 DIN								
NAME	38 PIN TSSOP NO.	28 PIN TSSOP NO.	WQFN NO.	I/O	DESCRIPTION	APPLICATION INFORMATION		
SS	17	13	9	I	Soft-Start Input	An internal 20 $\mu$ A current source charges the SS pin during start-up. The input to the PWM comparator gradually rises as the SS capacitor charges to steadily increase the PWM duty cycle. Pulling the SS pin to a voltage below 200 mV stops PWM pulses at HO1,2 and LO1,2 and turns off the synchronous rectifier FETs to a low state.		
SSSR	18	14	10	I	Secondary Side Soft-Start	An external capacitor and an internal 20 $\mu$ A current sou set the soft-start ramp for the synchronous rectifiers. Th SSSR capacitor charge-up is enabled after the first outp pulse and SS > 2 V and Icomp < 800 $\mu$ A		
SSOFF	19	15	11	I	Soft-Stop Disable	When SS OFF pin is connected to the AGND, the LM5046 soft-stops in the event of a VIN UVLO and Hiccup mode current limit condition. If the SSOFF pin is connected to REF pin, the controller hard-stops on any fault condition. Refer to Table 1 for more details.		
SR2	25	19	15	О	Synchronous Rectifier Driver	Control output for synchronous rectifier gate. Capable of peak sourcing 100 mA and sinking 400 mA.		
VCC	27	21	17	I	Output of Start- Up Regulator	The output voltage of the start-up regulator is initially regulated to 9.5V. Once the secondary side soft-start (SSSR pin) reaches 1 V, the VCC output is reduced to 7.7 V. If an auxiliary winding raises the voltage on this pin above the regulation set-point, the internal start-up regulator will shutdown, thus reducing the IC power dissipation.		
PGND	28	22	18	I	Power Ground	Connect directly to Analog Ground		
LO1, LO2	29, 26	23, 20	19, 16	Ο	Low Side Output Driver	Alternating output of the PWM gate driver. Capable of 1.5A peak source and 2A peak sink current.		
SR1	30	24	20	Ο	Synchronous Rectifier Driver	Control output for synchronous rectifier gate. Capable of peak sourcing 100 mA and sinking 400 mA.		
BST1,2	33, 22	25, 18	21, 14	I	Gate Drive Bootstrap	Bootstrap capacitors connected between BST1, 2 and SW1, 2 provide bias supply for the high side HO1,2 gate drivers. External diodes are required between VCC and BST1,2 to charge the bootstrap capacitors when SW1,2 are low.		
HO1,2	34, 21	26, 17	22, 13	0	High Side Output Driver	High side PWM outputs capable of driving the upper MOSFET of the bridge with 1.5A peak source and 2A peak sink current.		
HS1,2	35, 20	27, 16	23, 12	0	Switch Node	Common connection of the high side FET source, low side FET drain and transformer primary winding.		
VIN	38	28	24	I	Input Power Source	Input to the Start-up Regulator. Operating input range is V to 100 V. For power sources outside of this range, the LM5046 can be biased directly at VCC by an external regulator.		
NC	3, 5, 14, 15, 23, 24, 31, 32, 36, 37	-	-	-	No Connect			

STRUMENTS

XAS

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
VIN to GND	-0.3	105	V
HS to GND <sup>(2)</sup>	-5	105	V
BST1/BST2 to GND	-0.3	116	V
BST1/BST2 to HS1/HS2	-0.3	16	V
HO1/HO2 to HS1/HS2 <sup>(3)</sup>	-0.3	BST1/BST2+0.3	V
LO1/LO2/SR1/SR2 <sup>(3)</sup>	-0.3	VCC+0.3	V
V <sub>CC</sub> to GND	-0.3	16	V
REF,SSOFF,RT,OVP,UVLO to GND	-0.3	7	V
RAMP	-0.3	7	V
COMP		-0.3	V
COMP Input Current		10	mA
All other inputs to GND <sup>(3)</sup>	-0.3	REF+0.3	V
Junction Temperature		150	°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

(2) The negative HS voltage must never be more negative than VCC-16V. For example, if VCC = 12 V, the negative transients at HS must not exceed -4 V.

(3) These pins are output pins and as such should not be connected to an external voltage source. The voltage range listed is the limits the internal circuitry is designed to reliably tolerate in the application circuit.

# 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-55	150	°C
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		2	kV
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VIN Voltage	14	100	V
External Voltage Applied to VCC	10	14	V
Junction Temperature	-40	125	О°
SLOPE	-0.3	2	V



# 6.4 Thermal Information

		LM	LM5046			
	THERMAL METRIC <sup>(1)</sup>	PWP	PWP RSG			
		28	28 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.9	37.4			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	18.1	21.8			
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	15.7	10.1	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	0.2	°C/VV		
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	15.6	10			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	2.6			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Limits in standard typeface are for  $T_J = 25^{\circ}$ C only; for the MIN and MAX apply the junction temperature range of  $-40^{\circ}$ C to 125°C. Unless otherwise specified, the following conditions apply: VIN = 48 V, RT = 25 k $\Omega$ , RD1 = RD2 = 20 k $\Omega$ . No load on HO1, HO2, LO1, LO2, SR1, SR2, COMP=0 V, UVLO = 2.5 V, OVP = 0 V, SSOFF = 0 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STARTUP RE	GULATOR (VCC PIN)					
V <sub>CC1</sub>	VCC voltage	I <sub>CC</sub> = 10 mA (SSSR < 1 V)	9.3	9.6	9.9	V
V <sub>CC2</sub>	VCC voltage	I <sub>CC</sub> = 10 mA (SSSR > 1 V)	7.5	7.8	8.1	V
I <sub>CC(Lim)</sub>	VCC current limit	V <sub>CC</sub> = 6 V	60	80		mA
I <sub>CC(ext)</sub>	VCC supply current	Supply current into VCC from an externally applied source. $V_{CC}$ = 10 V		4.6		mA
	VCC load regulation	I <sub>CC</sub> from 0 to 50 mA		35		mV
V <sub>CC(UV)</sub>	VCC under-voltage threshold	Positive going VCC	V <sub>CC1</sub> -0.2	V <sub>CC1</sub> -0.1		V
	VCC under-voltage threshold	Negative going VCC	5.9	6.3	6.7	V
I <sub>IN</sub>	VIN operating current			4		mA
	VIN shutdown current	V <sub>IN</sub> = 20 V, V <sub>UVLO</sub> = 0 V		300	520	μA
		V <sub>VIN</sub> = 100 V, V <sub>UVLO</sub> = 0 V		350	550	μA
	VIN start-up regulator leakage	V <sub>CC</sub> = 10 V		160		μA
OLTAGE RE	EFERENCE REGULATOR (REF PIN	)			1	
V <sub>REF</sub>	REF Voltage	I <sub>REF</sub> = 0 mA	4.85	5	5.15	V
	REF voltage regulation	I <sub>REF</sub> = 0 to 10 mA		25	50	mV
I <sub>REF(Lim)</sub>	REF current limit	V <sub>REF</sub> = 4.5 V	15	20		mA
V <sub>REFUV</sub>	V <sub>REF</sub> under-voltage threshold	Positive going V <sub>REF</sub>	4.3	4.5	4.7	V
	Hysteresis			0.25		V
JNDERVOLT	AGE LOCK OUT AND SHUTDOWN	(UVLO PIN)			1	
V <sub>UVLO</sub>	Under-voltage threshold		1.18	1.25	1.32	V
I <sub>UVLO</sub>	Hysteresis current	UVLO pin sinking current when V <sub>UVLO</sub> < 1.25 V	16	20	24	μA
	Under-voltage standby enable threshold	UVLO voltage rising	0.32	0.4	0.48	V
	Hysteresis			0.05		V
V <sub>OVP</sub>	OVP shutdown threshold	OVP rising	1.18	1.25	1.32	V
	OVP hysteresis current	OVP sources current when OVP > 1.25 V	16	20	24	μA
SOFT-START	(SS PIN)				1	
I <sub>SS</sub>	SS charge current	V <sub>SS</sub> = 0 V	16	20	24	μA
	SS threshold for SSSR charge current enable	I <sub>COMP</sub> < 800 μA	1.93	2.0	2.20	V
	SS output low voltage	Sinking 100 µA		40		mV

Copyright © 2011–2014, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C only; for the MIN and MAX apply the junction temperature range of -40°C to 125°C. Unless otherwise specified, the following conditions apply: VIN = 48 V, RT = 25 k $\Omega$ , RD1 = RD2 = 20 k $\Omega$ . No load on HO1, HO2, LO1, LO2, SR1, SR2, COMP=0 V, UVLO = 2.5 V, OVP = 0 V, SSOFF = 0 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	SS threshold to disable switching			200		mV
I <sub>SSSR</sub>	SSSR charge current	V <sub>SS</sub> > 2 V, I <sub>COMP</sub> < 800 μA	16	20	24	μA
I <sub>SSSR-DIS1</sub>	SSSR discharge current 1	V <sub>UVLO</sub> < 1.25 V	54	65	75	μA
I <sub>SSSR-DIS2</sub>	SSSR discharge current 2	V <sub>RES</sub> > 1 V	109	125	147	μA
	SSSR output low voltage	Sinking 100 μA		50		mV
	SSSR threshold to enable SR1/SR2			1.2		V
CURRENT SE	NSE INPUT (CS PIN)					
V <sub>CS</sub>	Current limit threshold		0.710	0.750	0.785	V
	CS delay to output			65		ns
	CS leading edge blanking			50		ns
R <sub>CS</sub>	CS sink impedance (clocked)	Internal FET sink impedance		18	45	Ω
SOFT-STOP D	DISABLE (SS OFF PIN)	·	L			
V <sub>IH(min)</sub>	SSOFF Input Threshold			2.8		V
	SSOFF pull down resistance			200		kΩ
	MIT RESTART (RES PIN)	•				
R <sub>RES</sub>	RES pull-down resistance	Termination of hiccup timer		37		Ω
V <sub>RES</sub>	RES hiccup threshold			1		V
	RES upper counter threshold			4		V
	RES lower counter threshold			2		V
I <sub>RES-SRC1</sub>	Charge current source 1	V <sub>RES</sub> < 1 V, V <sub>CS</sub> > 750 mV		30		μA
I <sub>RES-SRC2</sub>	Charge current source 2	1 V < V <sub>RES</sub> < 4 V		10		μA
I <sub>RES-DIS2</sub>	Discharge current source 1	V <sub>CS</sub> < 750 mV		5		μA
I <sub>RES-DIS2</sub>	Discharge current source 2	2 V < V <sub>RES</sub> < 4 V		5		μA
	Ratio of time in hiccup mode to time in current limit	V <sub>RES</sub> > 1 V, Hiccup counter		147		
VOLTAGE FE	ED-FORWARD (RAMP PIN)				,	
	RAMP sink impedance (Clocked)			5.5	20	Ω
OSCILLATOR	(RT PIN)	-				
F <sub>SW1</sub>	Frequency (LO1, half oscillator frequency)	R <sub>T</sub> = 25 kΩ	185	200	215	kHz
F <sub>SW2</sub>	Frequency (LO1, half oscillator frequency)	$R_T = 10 \ k\Omega$	420	480	540	kHz
	DC level			2.0		V
	RT sync threshold		2.8	3	3.3	V
ZVS TIMING (	CONTROL (RD1 & RD2 PINS)	1				
T <sub>PA</sub>	HO1/SR1 turn-off to LO1 turn-on LO1/SR2 turn-off to HO1 turn-on	R <sub>D1</sub> = 20 kΩ	39	65	89	ns
		R <sub>D1</sub> = 100 kΩ	230	300	391	ns
T <sub>AP</sub>	LO2 turn-off to HO2 turn-on HO2 turn-off to LO2 turn-on	$R_{D2} = 20 \text{ k}\Omega$	27	55	78	ns
COMP PIN		R <sub>D2</sub> = 100 kΩ	214	300	378	ns
V <sub>PWM-OS</sub>	COMP current to RAMP offset	V <sub>RAMP</sub> = 0 V	680	800	940	μA
V <sub>SS-OS</sub>	SS to RAMP offset	$V_{RAMP} = 0 V$	0.78	1.0	1.22	V
	COMP current to RAMP gain			2400		Ω
	SS to RAMP gain			0.5		

Copyright © 2011–2014, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C only; for the MIN and MAX apply the junction temperature range of -40°C to 125°C. Unless otherwise specified, the following conditions apply: VIN = 48 V, RT = 25 k $\Omega$ , RD1 = RD2 = 20 k $\Omega$ . No load on HO1, HO2, LO1, LO2, SR1, SR2, COMP=0 V, UVLO = 2.5 V, OVP = 0 V, SSOFF = 0 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	COMP current for SSSR charge current enable	V <sub>SS</sub> > 2 V	690	800	915	μA
	COMP to output delay			120		ns
	Minimum duty cycle	I <sub>COMP</sub> = 1 mA			0	%
SLOPE CO	MPENSATION (SLOPE PIN)					
I <sub>SLOPE</sub>	Slope compensation current ramp	Peak of RAMP current		100		μA
BOOST (BS	T PIN)					
V <sub>Bst uv</sub>	BST under-voltage threshold	$V_{BST} - V_{HS}$ rising	3.8	4.7	5.6	V
	Hysteresis			0.5		V
HO1, HO2, I	LO1, LO2 GATE DRIVERS					
V <sub>OL</sub>	Low-state output voltage	$I_{HO/LO} = 100 \text{ mA}$		0.16	0.32	V
V <sub>OH</sub>	High-state output voltage	$I_{HO/LO} = 100 \text{ mA}$ $V_{OHL} = V_{CC} - V_{LO}$ $V_{OHH} = V_{BST} - V_{HO}$		0.27	0.495	V
	Rise Time	C-load = 1000 pF		16		ns
	Fall Time	C-load = 1000 pF		11		ns
I <sub>OHL</sub>	Peak Source Current	$V_{HO/LO} = 0 V$		1.5	-	А
I <sub>OLL</sub>	Peak Sink Current	$V_{HO/LO} = V_{CC}$		2	-	А
SR1, SR2 G	ATE DRIVERS					
V <sub>OL</sub>	Low-state output voltage	$I_{SR1/SR2} = 10 \text{ mA}$		0.05	0.10	V
V <sub>OH</sub>	High-state output voltage	$I_{SR1/SR2}$ = 10 mA, V <sub>OH</sub> = V <sub>REF</sub> - V <sub>SR</sub>		0.17	0.28	V
	Rise Time	C-load = 1000 pF		60		ns
	Fall Time	C-load = 1000 pF		20		ns
I <sub>OHL</sub>	Peak Source Current	V <sub>SR</sub> = 0 V		0.1	-	А
I <sub>OLL</sub>	Peak Sink Current	$V_{SR} = V_{REF}$		0.4	-	Α
THERMAL						
TSD	Thermal Shutdown Temp			160		°C
	Thermal Shutdown Hysteresis			25		°C



# 6.6 Typical Characteristics





# **Typical Characteristics (continued)**





# 7 Detailed Description

#### 7.1 Overview

The LM5046 PWM controller contains all of the features necessary to implement a Phase-Shifted Full-Bridge (PSFB) topology power converter using either current mode or voltage mode control. This device is intended to operate on the primary side of an isolated dc-dc converter with input voltage up to 100 V. This highly integrated controller-driver provides dual 2A high and low side gate drivers for the four external bridge MOSFETs plus control signals for secondary side synchronous rectifiers. External resistors program the dead-time to enable Zero-Volt Switching (ZVS) of the primary FETs. Please refer to the *Application and Implementation* section for details on the operation of the PSFB topology. Intelligent startup of synchronous rectifier allows turn-on of the power converter into the pre-bias loads. Cycle-by-cycle current limit protects the power components from load transients while hiccup mode protection limits average power dissipation during extended overload conditions. Additional features include programmable soft-start, soft-start of the synchronous rectifiers, and a 2 MHz capable oscillator with synchronization capability and thermal shutdown.

# 7.2 Functional Block Diagram





# 7.3 Feature Description

# 7.3.1 High-Voltage Start-Up Regulator

The LM5046 contains an internal high voltage start-up regulator that allows the input pin (VIN) to be connected directly to the supply voltage over a wide range from 14 V to 100 V. The input can withstand transients up to 105 V. When the UVLO pin potential is greater than 0.4 V, the VCC regulator is enabled to charge an external capacitor connected to the VCC pin. The VCC regulator provides power to the voltage reference (REF) and the gate drivers (HO1/HO2 and LO1/LO2). When the voltage on the VCC pin exceeds its Under Voltage (UV) threshold, the internal voltage reference (REF) reaches its regulation set point of 5V and the UVLO voltage is greater than 1.25 V, the soft-start capacitor is released and normal operation begins. The regulator output at VCC is internally current limited. The value of the VCC capacitor depends on the total system design, and its start-up characteristics. The recommended range of values for the VCC capacitor is 0.47  $\mu$ F to 10  $\mu$ F.

The internal power dissipation of the LM5046 can be reduced by powering VCC from an external supply. The output voltage of the VCC regulator is initially regulated to 9.5 V. After the synchronous rectifiers are engaged (which is approximately when the output voltage in within regulation), the VCC voltage is reduced to 7.7 V. In typical applications, an auxiliary transformer winding is connected through a diode to the VCC pin. This winding must raise the VCC voltage above 8 V to shut off the internal start-up regulator. Powering VCC from an auxiliary winding improves efficiency while reducing the controller's power dissipation. The VCC UV circuit will still function in this mode, requiring that VCC never falls below its UV threshold during the start-up sequence. The VCC regulator series pass transistor includes a diode between VCC and VIN that should not be forward biased in normal operation. Therefore, the auxiliary VCC voltage should never exceed the VIN voltage.

An external DC bias voltage can be used instead of the internal regulator by connecting the external bias voltage to both the VCC and the VIN pins. This implementation is shown in the *Application and Implementation* section. The external bias must be greater than 10 V and less than the VCC maximum voltage rating of 14 V.

### 7.3.2 Line Undervoltage Detector

The LM5046 contains a dual level Under-Voltage Lockout (UVLO) circuit. When the UVLO pin voltage is below 0.4 V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.4 V but less than 1.25 V, the controller is in standby mode. In standby mode the VCC and REF bias regulators are active while the controller outputs are disabled. When the VCC and REF outputs exceed their respective under-voltage thresholds and the UVLO pin voltage is greater than 1.25 V, the soft-start capacitor is released and the normal operation begins. An external set-point voltage divider from VIN to GND can be used to set the minimum operating voltage of the converter. The divider must be designed such that the voltage at the UVLO pin will be greater than 1.25 V when VIN enters the desired operating range. UVLO hysteresis is accomplished with an internal 20µA current sink that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current sink is deactivated to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 1.25 V threshold, the current sink is enabled causing the voltage at the UVLO pin to quickly fall. The hysteresis of the 0.4V shutdown comparator is internally fixed at 50 mV.

The UVLO pin can also be used to implement various remote enable / disable functions. Turning off the converter by forcing the UVLO pin to standby condition (0.4 V < UVLO < 1.25 V) provides a controlled soft-stop. Refer to the *Soft-Stop* section for more details.

### 7.3.3 Overvoltage Protection

An external voltage divider can be used to set either an over voltage or an over temperature protection. During an OVP condition, the SS and SSSR capacitors are discharged and all the outputs are disabled. The divider must be designed such that the voltage at the OVP pin is greater than 1.25 V when over voltage/temperature condition exists. Hysteresis is accomplished with an internal 20 $\mu$ A current source. When the OVP pin voltage exceeds 1.25 V, the 20  $\mu$ A current source is activated to quickly raise the voltage at the OVP pin. When the OVP pin voltage falls below the 1.25 V threshold, the current source is deactivated causing the voltage at the OVP to quickly fall. Refer to the *Application and Implementation* section for more details.

### 7.3.4 Reference

The REF pin is the output of a 5 V linear regulator that can be used to bias an opto-coupler transistor and external housekeeping circuits. The regulator output is internally current limited to 15mA. The REF pin needs to be locally decoupled with a ceramic capacitor, the recommended range of values are from 0.1  $\mu$ F to 10  $\mu$ F



### Feature Description (continued)

#### 7.3.5 Oscillator, Sync Input

The LM5046 oscillator frequency is set by a resistor connected between the RT pin and AGND. The RT resistor should be located very close to the device. To set a desired oscillator frequency ( $F_{OSC}$ ), the necessary value of RT resistor can be calculated from Equation 1:

$$R_{T} = \frac{1}{F_{OSC} \times 1 \times 10^{-10}}$$

(1)

For example, if the desired oscillator frequency is 400 kHz i.e. each phase (LO1 or LO2) at 200 kHz, the value of  $R_T$  will be 25 k $\Omega$ . If the LM5046 is to be synchronized to an external clock, that signal must be coupled into the RT pin through a 100 pF capacitor. The RT pin voltage is nominally regulated at 2.0 V and the external pulse amplitude should lift the pin to between 3.5 V and 5.0 V on the low-to-high transition. The synchronization pulse width should be between 15 and 200 ns. The RT resistor is always required, whether the oscillator is free running or externally synchronized and the SYNC frequency must be equal to, or greater than the frequency set by the RT resistor. When syncing to an external clock, it is recommended to add slope compensation by connecting an appropriate resistor from the VCC pin to the CS pin. Also disable the SLOPE pin by grounding it.

#### 7.3.6 Cycle-by-Cycle Current Limit

The CS pin is to be driven by a signal representative of the transformer's primary current. If the voltage on the CS pin exceeds 0.75 V, the current sense comparator immediately terminates the PWM cycle. A small RC filter connected to the CS pin and located near the controller is recommended to suppress noise. An internal 18  $\Omega$  MOSFET discharges the external current sense filter capacitor at the conclusion of every cycle. The discharge MOSFET remains on for an additional 40 ns after the start of a new PWM cycle to blank leading edge spikes. The current sense comparator is very fast and may respond to short duration noise pulses. Layout is critical for the device and connected directly to the CS and AGND pins. If a current sense transformer is used, both the leads of the transformer secondary should be routed to the filter network, which should be located close to the IC. When designing with a current sense resistor, all of the noise sensitive low power ground connections should be connected together near the AGND pin, and a single connection should be made to the power ground (sense resistor ground point).

#### 7.3.7 Hiccup Mode

The LM5046 provides a current limit restart timer to disable the controller outputs and force a delayed restart (i.e. Hiccup mode) if a current limit condition is repeatedly sensed. The number of cycle-by-cycle current limit events required to trigger the restart is programmed by the external capacitor at the RES pin. During each PWM cycle, the LM5046 either sources or sinks current from the RES capacitor. If current limit is detected, the 5  $\mu$ A current sink is disabled and a 30  $\mu$ A current source is enabled. If the RES voltage reaches the 1.0 V threshold, the following restart sequence occurs, as shown in Figure 10:

- The SS and SSSR capacitors are fully discharged
- The 30 µA current source is turned-off and the 10 µA current source is turned-on.
- Once the voltage at the RES pin reaches 4.0V the 10 µA current source is turned-off and a 5 µA current sink is turned-on, ramping the voltage on the RES capacitor down to 2.0 V.
- Once RES capacitor reaches 2.0V, threshold, the 10µA current source is turned-on again. The RES capacitor voltage is ramped between 4.0V and 2.0V eight times.
- When the counter reaches eight, the RES pin voltage is pulled low and the soft-start capacitor is released to begin a soft-start sequence. The SS capacitor voltage slowly increases. When the SS voltage reaches 1.0 V, the PWM comparator will produce the first narrow pulse.
- If the overload condition persists after restart, cycle-by-cycle current limiting will begin to increase the voltage on the RES capacitor again, repeating the hiccup mode sequence.
- If the overload condition no longer exists after restart, the RES pin will be held at ground by the 5 μA current sink and the normal operation resumes.

The hiccup mode function can be completely disabled by connecting the RES pin to the AGND pin. In this configuration the cycle-by-cycle protection will limit the maximum output current indefinitely, no hiccup restart sequences will occur.



#### Feature Description (continued)



Figure 10. Hiccup Mode Delay and Soft-Start Timing Diagram

#### 7.3.8 PWM Comparator

The LM5046 pulse width modulator (PWM) comparator is a three input device, it compares the signal at the RAMP pin to the loop error signal or the soft-start, whichever is lower, to control the duty cycle. This comparator is optimized for speed in order to achieve minimum controllable duty cycles. The loop error signal is received from the external feedback and isolation circuit in the form of a control current into the COMP pin. The COMP pin current is internally mirrored by a matching pair of NPN transistors which sink current through a 5 k $\Omega$  resistor connected to the 5 V reference. The resulting control voltage passes through a 1 V offset, followed by a 2:1 resistor divider before being applied to the PWM comparator.

An opto-coupler detector can be connected between the REF pin and the COMP pin. Because the COMP pin is controlled by a current input, the potential difference across the opto-coupler detector is nearly constant. The bandwidth limiting phase delay which is normally introduced by the significant capacitance of the opto-coupler is thereby greatly reduced. Higher loop bandwidths can be realized since the bandwidth limiting pole associated with the opto-coupler is now at a much higher frequency. The PWM comparator polarity is configured such that with no current flowing into the COMP pin, the controller produces maximum duty cycle.

#### 7.3.9 RAMP Pin

The voltage at the RAMP pin provides the modulation ramp for the PWM comparator. The PWM comparator compares the modulation ramp signal at the RAMP pin to the loop error signal to control the duty cycle. The modulation ramp signal can be implemented either as a ramp proportional to the input voltage, known as feed-forward voltage mode control, or as a ramp proportional to the primary current, known as current mode control. The RAMP pin is reset by an internal MOSFET with an  $R_{DS(ON)}$  of 5.5  $\Omega$  at the conclusion of each PWM cycle. The ability to configure the RAMP pin for either voltage mode or current mode allows the controller to be implemented for the optimum control method depending upon the design constraints. Refer to the *Application and Implementation* section for more details on configuring the RAMP pin for feed-forward voltage mode control and peak current mode control.

#### 7.3.10 Slope Pin

For duty cycles greater than 50% (25% for each phase), peak current mode control is subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow duty cycles. This can be eliminated by adding an artificial ramp, known as slope compensation, to the modulating signal at the RAMP pin. The SLOPE pin provides a current source ramping from 0 to 100µA, at the frequency set by the RT resistor, for slope compensation. The ramping current source at the SLOPE pin can be utilized in a couple of different ways to add slope compensation to the RAMP signal:



#### Feature Description (continued)

1) As shown in Figure 11(a), the SLOPE and RAMP pins can be connected together through an appropriate resistor to the CS pin. This configuration will inject current sense signal plus slope compensation to the RAMP pin but CS pin will not see any slope compensation. Therefore, in this scheme slope compensation will not affect the current limit.

2) In a second configuration, as shown in Figure 11(b), the SLOPE, RAMP and CS pins can be tied together. In this configuration the ramping current source from the SLOPE pin will flow through the filter resistor and filter capacitor, therefore both the CS pin and the RAMP pin will see the current sense signal plus the slope compensation ramp. In this scheme, the current limit is compensated by the slope compensation and the current limit onset point will vary.

If slope compensation is not required, for example in feed-forward voltage mode control, the SLOPE pin must be connected to the AGND pin. When the RT pin is synched to an external clock, it is recommended to disable the SLOPE pin and add slope compensation externally by connecting an appropriate resistor from the VCC pin to the CS pin. Please refer to the *Application and Implementation* section for more details.



(a) Slope Compensation Configured for PWM Only (No Current Limit Slope)

(b) Slope Compensation Configured for PWM and Current Limit

#### Figure 11. Slope Compensation Configuration

#### 7.3.11 Soft-Start

The soft-start circuit allows the power converter to gradually reach a steady state operating point, thereby reducing the start-up stresses and current surges. When bias is supplied to the LM5046, the SS capacitor is discharged by an internal MOSFET. When the UVLO, VCC and REF pins reach their operating thresholds, the SS capacitor is released and is charged with a 20µA current source. Once the SS pin voltage crosses the 1 V offset, SS controls the duty cycle. The PWM comparator is a three input device; it compares the RAMP signal against the lower of the signals between the soft-start and the loop error signal. In a typical isolated application, as the secondary bias is established, the error amplifier on the secondary side soft-starts and establishes closed-loop control, steering the control away from the SS pin.

One method to shutdown the regulator is to ground the SS pin. This forces the internal PWM control signal to ground, reducing the output duty cycle quickly to zero. Releasing the SS pin begins a soft-start cycle and normal operation resumes. A second shutdown method is presented in the UVLO section.



#### Feature Description (continued)

#### 7.3.12 Gate Driver Outputs

referenced low side gate drivers LO1 and LO2. Each internal driver is capable of sourcing 1.5A peak and sinking 2A peak. The low-side gate drivers are powered directly by the VCC regulator. The HO1 and HO2 gate drivers are powered from a bootstrap capacitor connected between BST1/BST2 and HS1/HS2 respectively. An external diode connected between VCC (anode pin) and BST (cathode pin) provides the high side gate driver power by charging the bootstrap capacitor from VCC when the corresponding switch node (HS1/HS2 pin) is low. When the high side MOSFET is turned on, BST1 rises to a peak voltage equal to VCC + V<sub>HS1</sub> where V<sub>HS1</sub> is the switch node voltage.

The BST and VCC capacitors should be placed close to the pins of the LM5046 to minimize voltage transients due to parasitic inductances since the peak current sourced to the MOSFET gates can exceed 1.5A. The recommended value of the BST capacitor is 0.1 µF or greater. A low ESR / ESL capacitor, such as a surface mount ceramic, should be used to prevent voltage droop during the HO transitions.

Figure 12 illustrates the sequence of the LM5046 gate-drive outputs. Initially, the diagonal HO1 and LO2 are turned-on together during the power transfer cycle, followed by the freewheel cycle, where HO1 and HO2 are kept on. In the subsequent phase, the diagonal HO2 and LO1 are turned-on together during the power transfer cycle, followed by a freewheel cycle, where LO1 and LO2 are kept on. The power transfer mode is often called the active mode and the freewheel mode is often called as the passive mode. The dead-time between the passive mode and the active mode, T<sub>PA</sub>, is set by the RD1 resistor and the dead-time between the active mode and the passive mode, T<sub>AP</sub>, is set by the RD2 resistor. Refer to the Application and Implementation section for more details on the operation of the phase-shifted full-bridge topology.

If the COMP pin is open circuit, the outputs will operate at maximum duty cycle. The maximum duty cycle for each phase is limited by the dead-time set by the RD1 resistor. If the RD1 resistor is set to zero then the maximum duty cycle is slightly less than 50% due to the internally fixed dead-time. The internally fixed dead-time is 30 ns which does not vary with the operating frequency. The maximum duty cycle for each output can be calculated from Equation 2:

$$D_{MAX} = \frac{(\frac{1}{F_{OSC}}) - (T_{PA})}{(\frac{2}{F_{OSC}})}$$

(2)

LM5046

SNVS703H-FEBRUARY 2011-REVISED NOVEMBER 2014

Where, T<sub>PA</sub> is the time set by the RD1 resistor and F<sub>OSC</sub> is the frequency of the oscillator. For example, if the oscillator frequency is set at 400 kHz and the T<sub>PA</sub> time set by the RD1 resistor is 60 ns, the resulting D<sub>MAX</sub> will be equal to 0.488.

# Feature Description (continued)



Figure 12. Timing Diagram Illustrating the Sequence of Gate-Driver Outputs in the PSFB Topology

### 7.3.13 Synchronous Rectifier Control Outputs (SR1 & SR2)

Synchronous rectification (SR) of the transformer secondary provides higher efficiency, especially for low output voltage converters, compared to the diode rectification. The reduction of rectifier forward voltage drop (0.5 V – 1.5 V) to 10 mV – 200 mV VDS voltage for a MOSFET significantly reduces rectification losses. In a typical application, the transformer secondary winding is center tapped, with the output power inductor in series with the center tap. The SR MOSFETs provide the ground path for the energized secondary winding and the inductor current. From Figure 13 it can be seen that when the HO1/LO2 diagonal is turned ON, power transfer is enabled from the primary. During this period, the SR1 MOSFET is enabled and the SR2 MOSFET is turned-off. The secondary winding connected to the SR2 MOSFET drain is twice the voltage of the center tap at this time. At the conclusion of the HO1/LO2 pulse, the inductor current continues to flow through the SR2 MOSFET body diode. Since the body diode causes more loss than the SR MOSFET, efficiency can be improved by minimizing the T<sub>SRON</sub> period. In the LM5046, the time T<sub>SRON</sub> is internally fixed to be 30ns. The 30ns internally fixed dead-time, along with inherent system delays due to galvanic isolation, plus the gate drive ICs, will provide sufficient margin to prevent the shoot-through current.

During the freewheeling period, the inductor current flows in both the SR1 and SR2 MOSFETs, which effectively shorts the transformer secondary. The SR MOSFETs are disabled at the rising edge of the CLK, which also disables HO1 or LO1. As shown in Figure 13, SR1 is disabled at the same instant as HO1 is disabled, and SR2 is disabled at the same instant as LO1 is disabled. The dead-times,  $T_{SROFF}$  and  $T_{PA}$  achieve two different things but are set by single resistor, RD1. Therefore, RD1 value should be selected such that the SR1/SR2 turns-off before the next power transfer cycle is initiated by  $T_{PA}$ .

The SR drivers are powered by the REF regulator and each SR output is capable of sourcing 0.1A and sinking 0.4A peak. The amplitude of the SR drivers is limited to 5 V. The 5 V SR signals enable the LM5046 to transfer SR control across the isolation barrier either through a solid-state isolator or a pulse transformer. The actual gate sourcing and sinking currents for the synchronous MOSFETs are provided by the secondary-side bias and gate drivers.



(3)

#### www.ti.com

#### Feature Description (continued)

 $T_{PA}$  and  $T_{AP}$  can be programmed by connecting a resistor between RD1 and RD2 pins and AGND. It should be noted that while RD1 effects the maximum duty cycle, RD2 does not. The RD1 and RD2 resistors should be located very close to the device. The formula for RD1 and RD2 resistors are given in Equation 3:

$$RD(1,2) = \frac{T_{PA}, T_{AP}}{3 \text{ pF}}$$
; For 20k < (1,2) < 100k

If the desired dead-time for  $T_{PA}$  is 60 ns, then the RD1 will be 20 k $\Omega$ .





#### 7.3.14 Soft-Start of the Synchronous Rectifiers

In addition to the basic soft-start already described, the LM5046 contains a second soft-start function that gradually turns on the synchronous rectifiers to their steady-state duty cycle. This function keeps the synchronous rectifiers off during the basic soft-start allowing a linear start-up of the output voltage even into prebiased loads. Then the SR output duty cycle is gradually increased to prevent output voltage disturbances due to the difference in the voltage drop between the body diode and the channel resistance of the synchronous MOSFETs. Initially, when bias is supplied to the LM5046, the SSSR capacitor is discharged by an internal MOSFET. When the SS capacitor reaches a 2 V threshold and once it is established that COMP is in control of the duty cycle i.e.  $I_{COMP}$  < 800 µA, the SSSR discharge is released and SSSR capacitor begins charging with a

Copyright © 2011–2014, Texas Instruments Incorporated



#### Feature Description (continued)

20 µA current source. Once the SSSR cap crosses the internal 1 V threshold, the LM5046 begins the soft-start of the synchronous FETs. The SR soft-start follows a leading edge modulation technique, that is, the leading edge of the SR pulse is soft-started as opposed trailing edge modulation of the primary FETs. As shown in Figure 14(a), SR1 and SR2 are turned-on simultaneously with a narrow pulse-width during the freewheeling cycle. At the end of the freewheel cycle i.e. at the rising edge of the internal CLK, the SR FET in-phase with the next power transfer cycle is kept on while the SR FET out of phase with it is turned-off. The in-phase SR FET is kept on throughout the power transfer cycle and at the end of it, both the primary FETs and the in-phase SR FETs are turned-off together. The synchronous rectifier outputs can be disabled by grounding the SSSR pin.



Figure 14. (a) Waveforms during Soft-Start (b) Waveforms after Soft-Start

#### 7.3.15 Pre-Bias Startup

A common requirement for power converters is to have a monotonic output voltage start-up into a pre-biased load i.e. a pre-charged output capacitor. In a pre-biased load condition, if the synchronous rectifiers are engaged prematurely they will sink current from the pre-charged output capacitors resulting in an undesired output voltage dip. This condition is undesirable and could potentially damage the power converter. The LM5046 utilizes unique control circuitry to ensure intelligent turn-on of the synchronous rectifiers such that the output has a monotonic startup. Initially, the SSSR capacitor is held at ground to disable the synchronous MOSFETs allowing the body diode to conduct. The synchronous rectifier soft-start is initiated once it is established the duty cycle is controlled by the COMP instead of the soft-start capacitor i.e.  $I_{COMP} < 800 \ \mu$ A and the voltage at the SS pin > 2 V. The SSSR capacitor is then released and is charged by a 20  $\mu$ A current source. Further, as shown in Figure 15, a 1 V offset on the SSSR pin is used to provide additional delay. This delay ensures the output voltage is in regulation avoiding any reverse current when the synchronous MOSFETs are engaged.

#### 7.3.16 Soft-Stop

As shown in Figure 16, if the UVLO pin voltage falls below the 1.25 V standby threshold, but above the 0.4 V shutdown threshold, the SSSR capacitor is soft-stopped with a 60  $\mu$ A current source (3 times the charging current). Once the SSSR pin reaches the 1.0 V threshold, both the SS and SSSR pins are immediately discharged to GND. Soft-stopping the power converter gradually winds down the energy in the output capacitors and results in a monotonic decay of the output voltage. During the hiccup mode, the same sequence is executed except that the SSSR is discharged with a 120  $\mu$ A current source (6 times the charging current). In case of an OVP, VCC UV, thermal limit or a VREF UV condition, the power converter hard-stops, whereby all of the control outputs are driven to a low state immediately.



# Feature Description (continued)



Figure 15. Pre-Bias Voltage Startup Waveforms



Figure 16. Stop-Stop Waveforms during a UVLO Event



#### Feature Description (continued)

# 7.3.17 Soft-Stop Off

The Soft-Start Off (SSOFF) pin gives additional flexibility by allowing the power converter to be configured for hard-stop during line UVLO and hiccup mode condition. If the SS OFF pin is pulled up to the 5 V REF pin, the power converter hard-stops in any fault condition. Hard-stop drives each control output to a low state immediately. Refer to Table 1 for more details.

FAULT CONDITION	SSSR
UVLO (UVLO<1.25V)	Soft-Stop 3x the charging rate
OVP (OVP>1.25V)	Hard-Stop
Hiccup (CS>0.75 and RES>1V)	Soft-Stop 6x the charging rate
VCC/VREF UV	Hard-Stop
Internal Thermal Limit	Hard-Stop

#### Table 1. Soft-Stop in Fault Conditions

Note: All the above conditions are valid with SSOFF pin tied to GND. If SSOFF = 5 V, the LM5046 hard-stops in all the conditions. The SS pin remains high in all the conditions until the SSSR pin reaches 1 V.

#### 7.3.18 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum rated junction temperature is exceeded. When activated, typically at 160°C, the controller is forced into a shutdown state with the output drivers, the bias regulators (VCC and REF) disabled. This helps to prevent catastrophic failures from accidental device overheating. During thermal shutdown, the SS and SSSR capacitors are fully discharged and the controller follows a normal start-up sequence after the junction temperature falls to the operating level (140°C).

### 7.4 Device Functional Modes

#### 7.4.1 Control Method Selection

The LM5045 is a versatile PWM control IC that can be configured for either current mode control or voltage mode control. The choice of the control method usually depends upon the designer preference. The following must be taken into consideration while selecting the control method. Current mode control can inherently balance flux in both phases of the full-bridge topology. The full-bridge topology, like other double ended topologies, is susceptible to the transformer core saturation. Any asymmetry in the volt-second product applied between the two alternating phases results in flux imbalance that causes a dc buildup in the transformer. This continual dc buildup may eventually push the transformer into saturation. The volt-second asymmetry can be corrected by employing current mode control. In current mode control, a signal representative of the primary current is compared against an error signal to control the duty cycle. In steady-state, this results in each phase being terminated at the same peak current by adjusting the pulse-width and thus applying equal volt-seconds to both the phases.

Current mode control can be susceptible to noise and sub-harmonic oscillation, while voltage mode control employs a larger ramp for PWM and is usually less susceptible. Voltage-mode control with input line feed-forward also has excellent line transient response. When configuring for voltage mode control, a dc blocking capacitor can be placed in series with the primary winding of the power transformer to avoid any flux imbalance that may cause transformer core saturation.

### 7.4.2 Voltage Mode Control Using the LM5045

To configure the LM5045 for voltage mode control, an external resistor ( $R_{FF}$ ) and capacitor ( $C_{FF}$ ) connected to VIN, AGND, and the RAMP pins is required to create a saw-tooth modulation ramp signal shown in Figure 17. The slope of the signal at RAMP will vary in proportion to the input line voltage. The varying slope provides line feed-forward information necessary to improve line transient response with voltage mode control. With a constant error signal, the on-time ( $T_{ON}$ ) varies inversely with the input voltage (VIN) to stabilize the Volt- Second product



#### **Device Functional Modes (continued)**

of the transformer primary. Using a line feed-forward ramp for PWM control requires very little change in the voltage regulation loop to compensate for changes in input voltage, as compared to a fixed slope oscillator ramp. Furthermore, voltage mode control is less susceptible to noise and does not require leading edge filtering. Therefore, it is a good choice for wide input range power converters. Voltage mode control requires a Type-III compensation network, due to the complex-conjugate poles of the L-C output filter.



Figure 17. Feed-Forward Voltage Mode Configuration

The recommended capacitor value range for  $C_{FF}$  is from 100 pF to 1800 pF. Referring to Figure 17, it can be seen that  $C_{FF}$  value must be small enough to be discharged with in the clock pulse-width which is typically within 50ns. The  $R_{DS(ON)}$  of the internal discharge FET is 5.5  $\Omega$ .

The value of R<sub>FF</sub> required can be calculated from

$$R_{FF} = \frac{-1}{F_{OSC} \times C_{FF} \times \ln \left(1 - \frac{V_{RAMP}}{V N_{AMN}}\right)}$$

(4)

For example, assuming a V<sub>RAMP</sub> of 1.5 V (a good compromise of signal range and noise immunity), at VIN<sub>MIN</sub> of 36 V (oscillator frequency of 400 kHz and C<sub>FF</sub> = 470 pF results in a value for R<sub>FF</sub> of 125 k $\Omega$ .

#### 7.4.3 Current Mode Control Using the LM5045

The LM5045 can be configured for current mode control by applying a signal proportional to the primary current to the RAMP pin. One way to achieve this is shown in Figure 18. The primary current can be sensed using a current transformer or sense resistor, the resulting signal is filtered and applied to the RAMP pin through a resistor used for slope compensation. It can be seen that the signal applied to the RAMP pin consists of the primary current information from the CS pin plus an additional ramp for slope compensation, added by the resistor  $R_{SLOPE}$ .

The current sense resistor is selected such that during over current condition, the voltage across the current sense resistor is above the minimum CS threshold of 728 mV.

In general, the amount of slope compensation required to avoid sub-harmonic oscillation is equal to at least onehalf the down-slope of the output inductor current, transformed to the primary. To mitigate sub-harmonic oscillation after one switching period, the slope compensation has to be equal to one times the down slope of the filter inductor current transposed to primary. This is known as deadbeat control. The slope compensation resistor required to implement dead-beat control can be calculated as follows:

$$R_{SLOPE} = \frac{V_{OUT} x R_{CS}}{L_{FILTER} x F_{OSC} x I_{SLOPE} x N_{TR}}$$

where

(5)

# **Device Functional Modes (continued)**

•  $N_{TR}$  is the turns-ratio with respect to the secondary

For example, for a 3.3 V output converter with a turns-ratio between primary and secondary of 9:1, an output filter inductance ( $L_{FILTER}$ ) of 800 nH and a current sense resistor ( $R_{SENSE}$ ) of 150 m $\Omega$ ,  $R_{SLOPE}$  of 1.67 k $\Omega$  will suffice.



Figure 18. Current Mode Configuration



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LM5046 is a highly integrated PWM controller that contains all of the features necessary for implementing Phase Shifted Full Bridge topology power converters using either current mode or voltage mode control. The device targets DC to DC converter applications with input voltages of up to 100 Vdc and output power in the range 100W to 1kW.

### 8.2 Typical Application

The following schematic shows an example of a 100W phase-shifted full-bridge converter controlled by LM5046. The operating input voltage range is 36 V to 75 V, and the output voltage is 3.3 V. The output current capability is 30 Amps. The converter is configured for current mode control with external slope compensation. An auxiliary winding is used to raise the VCC voltage to reduce the controller power dissipation.



Figure 19. Evaluation Board Schematic

#### 8.2.1 Design Requirements

PARAMETERS	VALUE
Input operating range	36 V to 75 V
Output voltage	3.3 V
Measured efficiency at 48 V	92% @ 30A
Frequency of operation	420 kHz

INSTRUMENTS

Texas

#### **Typical Application (continued)**

PARAMETERS	VALUE
Board size	2.28 x 1.45 x 0.5 inches
Load Regulation	0.2%
Line Regulation	0.1%
Line UVLO	34V/32V on/off
Hiccup Mode	Current Limit

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Phase-Shifted Full-Bridge Operation



Figure 20. Operating States of the PSFB Topology

The phase shifted full-bridge topology is a derivative of the conventional full-bridge topology. When tuned appropriately the PSFB topology achieves zero voltage switching (ZVS) of the primary FETs while maintaining constant switching frequency. The ZVS feature is highly desirable as it reduces both the switching losses and the EMI emissions. The realization of the PSFB topology using the LM5046 is explained as follows:

#### 8.2.2.1.1 Operating State 1 (Power Transfer/Active Mode)

The power transfer mode of the PSFB topology is similar to the hard switching full-bridge i.e. When the FETs in the diagonal of the bridge are turned-on (HO1 & LO2 or HO2 & LO1), a power transfer cycle from the primary to the secondary is initiated. Figure 20 depicts the case where the diagonal switches HO1 and LO2 are activated. In this state, full VIN is applied to the primary of the power transformer, which is typically stepped down on the secondary winding.

#### 8.2.2.1.2 Operating State 2 (Active to Passive Transition)

At the end of the power transfer cycle, PWM turns off switch LO2. In the primary side, the reflected load current plus the magnetizing current propels the SW2 node towards VIN. The active to passive transition is finished when either the body diode of HO2 is forward-biased or HO2 is turned-on, whichever happens earlier. A delay can be introduced by setting RD2 to an appropriate value, such that HO2 is turned-on only after the body-diode is forward biased. In this mode, the I<sub>mag</sub>+I<sub>Lpeak</sub> act as a current source charging the parasitic capacitor located at the node SW2. At light load conditions, it takes a longer time to propel SW node towards VIN.

The active to passive transition time can be approximated by using Equation 6:



$$T_{AP} = \frac{C_{parasitic} \times V_{IN}}{(I_m + \frac{I_{Lpeak}}{N_{TR}})}$$

Where,  $I_m$  is the magnetizing current,  $N_{TR}$  is the power transformer's turns ratio,  $I_{Lpeak}$  is the peak output filter inductor current and  $C_{parasitic}$  is the parasitic capacitance at the node SW2.

#### 8.2.2.1.3 Operating State 3 (Freewheel/Passive Mode)

In the freewheel mode, unlike the conventional full-bridge topology where all the four primary FETs are off, in the PSFB topology the primary of the power transformer is shorted by activating either both the top FETs (HO1 and HO2) or both of the bottom FETs (LO1 and LO2) alternatively. In the current CLK cycle, the top FETs HO1 and HO2 are kept on together. Further in this mode, on the secondary side, similar to the classic full-bridge topology the synchronous FETs are both activated. During this state there is no energy transfer from the primary and the filter inductor current in the secondary freewheels through both the synchronous FETs.

#### 8.2.2.1.4 Operating State 4 (Passive to Active Transition)

At the end of the switching cycle i.e. after the oscillator times out the current CLK cycle, the primary switch HO1 and the secondary FET SR1 are turned-off simultaneously. The voltage at the node SW1 begins to fall towards the GND. This is due to the resonance between leakage inductance of the power transformer plus any additional commutation inductor and the parasitic capacitances at SW1. The magnetizing inductor is shorted in the freewheel mode and therefore it does not play any role in this transition. The LC resonance results in a half-wave sinusoid whose period is determined by the leakage inductor and parasitic capacitor. The peak of the half-wave sinusoid is a function of the load current. The passive to active transition time can be approximated by using Equation 7:

TPA = 
$$\frac{\pi}{2}\sqrt{\text{(Lleakage + Lcommutation) x Cparasitic}}$$

(7)

(6)

When tuned appropriately either by deliberately increasing the leakage inductance or by adding an extra commutating inductor, the sinusoidal resonant waveform peaks such that it is clamped by the body-diode of the LO1 switch. At this instant, ZVS can be realized by turning on the LO1 switch.

The switching sequence in this CLK cycle is as follows: activation of the switch LO1 turns the diagonal LO1 and HO2 on, resulting in power transfer. The power transfer cycle ends when PWM turns off HO2, which is followed by an active to passive transition where LO2 is turned on. In the freewheel mode, LO1 and LO2 are both activated. From this sequence, it can be inferred that the FETs on the right side of the bridge (HO2 and LO2) are always terminated by the PWM ending a power transfer cycle and the SW2 node always sees an active to passive transition. Further, the FETs on the left side of the bridge (HO1 and LO1) are always turned-off by the CLK ending a freewheel cycle and the SW1 node always sees a passive to active transition.







#### 8.2.2.2 Control Method Selection

The LM5046 is a versatile PWM control IC that can be configured for either current mode control or voltage mode control. The choice of the control method usually depends upon the designer preference. The following must be taken into consideration while selecting the control method. Current mode control can inherently balance flux in both phases of the PSFB topology. The PSFB topology, like other double ended topologies, is susceptible to the transformer core saturation. Any asymmetry in the volt-second product applied between the two alternating phases results in flux imbalance that causes a dc buildup in the transformer. This continual dc buildup may eventually push the transformer into saturation. The volt-second asymmetry can be corrected by employing current mode control. In current mode control, a signal representative of the primary current is compared against an error signal to control the duty cycle. In steady-state, this results in each phase being terminated at the same peak current by adjusting the pulse-width and thus applying equal volt-seconds to both the phases.

Current mode control can be susceptible to noise and sub-harmonic oscillation, while voltage mode control employs a larger ramp for PWM and is usually less susceptible. Voltage-mode control with input line feed-forward also has excellent line transient response. When configuring for voltage mode control, a dc blocking capacitor can be placed in series with the primary winding of the power transformer to avoid any flux imbalance that may cause transformer core saturation.

### 8.2.2.3 Voltage Mode Control Using the LM5046

To configure the LM5046 for voltage mode control, an external resistor ( $R_{FF}$ ) and capacitor ( $C_{FF}$ ) connected to VIN, AGND, and the RAMP pins is required to create a saw-tooth modulation ramp signal shown in Figure 22. The slope of the signal at RAMP will vary in proportion to the input line voltage. The varying slope provides line feed-forward information necessary to improve line transient response with voltage mode control. With a constant error signal, the on-time ( $T_{ON}$ ) varies inversely with the input voltage (VIN) to stabilize the Volt- Second product of the transformer primary. Using a line feed-forward ramp for PWM control requires very little change in the voltage regulation loop to compensate for changes in input voltage, as compared to a fixed slope oscillator ramp. Furthermore, voltage mode control is less susceptible to noise and does not require leading edge filtering. Therefore, it is a good choice for wide input range power converters. Voltage mode control requires a Type-III compensation network, due to the complex-conjugate poles of the L-C output filter.



Figure 22. Feed-Forward Voltage Mode Configuration

The recommended capacitor value range for  $C_{FF}$  is from 100 pF to 1800 pF. Referring to Figure 22, it can be seen that  $C_{FF}$  value must be small enough to be discharged with in the clock pulse-width which is typically within 50 ns. The  $R_{DS(ON)}$  of the internal discharge FET is 5.5  $\Omega$ .

The value of  $R_{FF}$  required can be calculated from Equation 8.

$$R_{FF} = \frac{-1}{F_{OSC} \times C_{FF} \times \ln \left(1 - \frac{V_{RAMP}}{VIN_{MIN}}\right)}$$

(8)

For example, assuming a V<sub>RAMP</sub> of 1.5 V (a good compromise of signal range and noise immunity), at VIN<sub>MIN</sub> of 36 V (oscillator frequency of 400 kHz and C<sub>FF</sub> = 470 pF results in a value for R<sub>FF</sub> of 125 k $\Omega$ .



#### 8.2.2.4 Current Mode Control Using the LM5046

The LM5046 can be configured for current mode control by applying a signal proportional to the primary current to the RAMP pin. One way to achieve this is shown in Figure 23. The primary current can be sensed using a current transformer or sense resistor, the resulting signal is filtered and applied to the RAMP pin through a resistor used for slope compensation. It can be seen that the signal applied to the RAMP pin consists of the primary current information from the CS pin plus an additional ramp for slope compensation, added by the resistor  $R_{SLOPE}$ .

The current sense resistor is selected such that during over current condition, the voltage across the current sense resistor is above the minimum CS threshold of 728 mV.

In general, the amount of slope compensation required to avoid sub-harmonic oscillation is equal to at least onehalf the down-slope of the output inductor current, transformed to the primary. To mitigate sub-harmonic oscillation after one switching period, the slope compensation has to be equal to one times the down slope of the filter inductor current transposed to primary. This is known as deadbeat control. The slope compensation resistor required to implement dead-beat control can be calculated using Equation 9:

$$R_{SLOPE} = \frac{V_{OUT} \times R_{CS}}{L_{FILTER} \times F_{OSC} \times I_{SLOPE} \times N_{TR}}$$
(9)

Where N<sub>TR</sub> is the turns-ratio with respect to the secondary. For example, for a 3.3 V output converter with a turns-ratio between primary and secondary of 9:1, an output filter inductance ( $L_{FILTER}$ ) of 800 nH and a current sense resistor ( $R_{SENSE}$ ) of 150 m $\Omega$ ,  $R_{SLOPE}$  of 1.67 k $\Omega$  will suffice.



Figure 23. Current Mode Configuration

#### 8.2.2.5 VIN and VCC

The voltage applied to the VIN pin, which may be the same as the system voltage applied to the power transformer's primary ( $V_{PWR}$ ), can vary in the range of the 14 to 100 V. It is recommended that the filter shown in Figure 24 be used to suppress the transients that may occur at the input supply. This is particularly important when VIN is operated close to the maximum operating rating of the LM5046. The current into VIN depends primarily on the LM5046's operating current, the switching frequency, and any external loads on the VCC pin, that typically include the gate capacitances of the power MOSFETs. In typical applications, an auxiliary transformer winding is connected through a diode to the VCC pin. This pin must raise VCC voltage above 8 V to shut off the internal start-up regulator.

After the outputs are enabled and the external VCC supply voltage has begun supplying power to the IC, the current into the VIN pin drops below 1 mA. VIN should remain at a voltage equal to or above the VCC voltage to avoid reverse current through the internal body diode of the internal VCC regulator.





Figure 24. Input Transient Protection

#### 8.2.2.6 For Applications With > 100 V Input

For applications where the system input voltage exceeds 100 V, VIN can be powered from an external start-up regulator as shown in Figure 25. In this configuration, the VIN and VCC pins should be connected together. The voltage at the VCC and VIN pins must be greater than 10 V (> Max VCC reference voltage) yet not exceed 16 V. To enable operation the VCC voltage must be raised above 10 V. The voltage at the VCC pin must not exceed 16 V. The voltage source at the right side of Figure 25 is typically derived from the power stage, and becomes active once the LM5046's outputs are active.



Figure 25. Start-Up Regulator for VPWR > 100 V

#### 8.2.2.7 UVLO and OVP Voltage Divider Selection

Two dedicated comparators connected to the UVLO and OVP pins are used to detect under voltage and over voltage conditions. The threshold values of both these comparators are set at 1.25 V. The two functions can be programmed independently with two separate voltage dividers from VIN to AGND as shown in Figure 26 and Figure 27, or with a three-resistor divider as shown in Figure 28. Independent UVLO and OVP pins provide greater flexibility for the user to select the operational voltage range of the system. When the UVLO pin voltage is below 0.4 V, the controller is in a low current shutdown mode. For a UVLO pin voltage greater than 0.4 V but less than 1.25 V the controller is in standby mode. Once the UVLO pin voltage is greater than 1.25 V, the controller is fully enabled. Two external resistors can be used to program the minimum operational voltage for the power converter as shown in Figure 26. When the UVLO pin voltage falls below the 1.25 V threshold, an internal 20  $\mu$ A current sink is enabled to lower the voltage at the UVLO pin, thus providing threshold hysteresis. Resistance values for R<sub>1</sub> and R<sub>2</sub> can be determined from Equation 10:

$$R_{1} = \frac{V_{HYS}}{20 \ \mu A}$$

$$R_{2} = \frac{1.25V \times R_{1}}{V_{PWR-OFF} - 1.25V - (20 \ \mu A \times R1)}$$
(10)

Where  $V_{PWR}$  is the desired turn-on voltage and  $V_{HYS}$  is the desired UVLO hysteresis at  $V_{PWR}$ .

For example, if the LM5046 is to be enabled when VPWR reaches 33 V, and disabled when V<sub>PWR</sub> is decreased to 31 V, R<sub>1</sub> should be 100 k $\Omega$ , and R<sub>2</sub> should be 4.2 k $\Omega$ . The voltage at the UVLO pin should not exceed 7 V at any time.



Two external resistors can be used to program the maximum operational voltage for the power converter as shown in Figure 27. When the OVP pin voltage rises above the 1.25 V threshold, an internal 20  $\mu$ A current source is enabled to raise the voltage at the OVP pin, thus providing threshold hysteresis. Resistance values for R<sub>1</sub> and R<sub>2</sub> can be determined from Equation 11:

$$R_{1} = \frac{V_{HYS}}{20 \ \mu A}$$
$$R_{2} = \frac{1.25V \ x \ R_{1}}{V_{PWR} - 1.25V + (20 \ \mu A \ x \ R_{1})}$$

(11)

If the LM5046 is to be disabled when  $V_{PWR-OFF}$  reaches 80 V and enabled when it is decreased to 78 V.  $R_1$  should be 100 k $\Omega$ , and  $R_2$  should be 1.5 k $\Omega$ . The voltage at the OVP pin should not exceed 7 V at any time.



Figure 26. Basic UVLO Configuration



Figure 27. Basic OVP Configuration

The UVLO and OVP can also be set together using a 3 resistor divider ladder as shown in Figure 28. R<sub>1</sub> is calculated as explained in the basic UVLO divider selection. Using the same values, as in the above two examples, for the UVLO and OVP set points, R<sub>1</sub> and R<sub>3</sub> remain the same at 100 k $\Omega$  and 1.5 k $\Omega$ . The R<sub>2</sub> is 2.7 k $\Omega$  obtained by subtracting R<sub>3</sub> from 4.2 k $\Omega$ .



Figure 28. UVLO/OVP Divider

Remote configuration of the controller's operational modes can be accomplished with open drain device(s) connected to the UVLO pin as shown in Figure 29.

Figure 30 shows an application of the OVP comparator for Remote Thermal Protection using a thermistor (or multiple thermistors) which may be located near the main heat sources of the power converter. The negative temperature coefficient (NTC) thermistor is nearly logarithmic, and in this example a 100 k $\Omega$  thermistor with the  $\beta$  material constant of 4500 Kelvin changes to approximately 2 k $\Omega$  at 130°C. Setting R<sub>1</sub> to one-third of this resistance (665  $\Omega$ ) establishes 130°C as the desired trip point (for VREF = 5 V). In a temperature band from 20°C below to 20°C above the OVP threshold, the voltage divider is nearly linear with 25mV per °C sensitivity.

 $R_2$  provides temperature hysteresis by raising the OVP comparator input by  $R_2 \times 20 \ \mu$ A. For example, if a 22 k $\Omega$  resistor is selected for  $R_2$ , then the OVP pin voltage will increase by 22k x 20  $\mu$ A = 506 mV. The NTC temperature must therefore fall by 506 mV / 25 mV per °C = 20°C before the LM5046 switches from standby mode to the normal mode.



Figure 29. Remote Standby and Disable Control





Figure 30. Remote Thermal Protection

#### 8.2.2.8 Current Sense

The CS pin receives an input signal representative of its transformer's primary current, either from a current sense transformer or from a resistor located at the junction of source pin of the primary switches, as shown in Figure 31 and Figure 32, respectively. In both the cases, the filter components  $R_F$  and  $C_F$  should be located as close to the IC as possible, and the ground connection from the current sense transformer, or  $R_{SENSE}$  should be a dedicated trace to the appropriate GND pin. Please refer to the layout section for more layout tips.

The current sense components must provide a signal > 710 mV at the CS pin during an over-load event. Once the voltage on the CS pin crosses the current limit threshold, the current sense comparator terminates the PWM pulse and starts to charge the RES pin. Depending on the configuration of the RES pin, the LM5046 will eventually initiate a hiccup mode restart or be in continuous current limit.



Figure 31. Transformer Current Sense



Figure 32. Resistor Current Sense



# Generally, during the miller capacitance charge/discharge the total available driver current is lower during the turn-off process than during the turn-on process and often it is enough to speed-up the turn-off time to achieve the efficiency and thermal goals. This can be achieved simply by employing a PNP device, as shown in Figure 34, from gate to source of the power FET. During the turn-on process, when the LO1 goes high, the current is sourced through the diode D1 and the BJT Q1 provides the path for the turn-off current. Q1 should be located as close to the power FET as possible so that the turn-off current has the shortest possible path to the ground and does not have to pass through the controller.

#### 8.2.2.9 Hiccup Mode Current Limit Restart

The operation of the hiccup mode restart circuit is explained in the *Overview* section. During a continuous current limit condition, the RES pin is charged with 30  $\mu$ A current source. The restart delay time required to reach the 1.0 V threshold is given by Equation 12:

$$T_{CS} = \frac{C_{RES} \times 1.0V}{30 \ \mu A}$$

This establishes the number of current limit events allowed before the IC initiates a hiccup restart sequence. For example, if the  $C_{RES} = 0.01 \ \mu\text{F}$ , the time TCS as noted in Figure 33 is 334  $\mu$ s. Once the RES pin reaches 1.0 V, the 30  $\mu$ A current source is turned-off and a 10  $\mu$ A current source is turned-on during the ramp up to 4 V and a 5  $\mu$ A is turned on during the ramp down to 2 V. The hiccup mode off-time is given by Equation 13:

$$T_{\text{HICCUP}} = \frac{C_{\text{RES}} x (2.0 \text{V} x8)}{5 \,\mu\text{A}} + \frac{C_{\text{RES}} x ((2.0 \text{V} x8) + 1.0 \text{V})}{10 \,\mu\text{A}}$$
(13)

With a  $C_{RES}$ = 0.01 µF, the hiccup time is 49 ms. Once the hiccup time is finished, the RES pin is pulled-low and the SS pin is released allowing a soft-start sequence to commence. Once the SS pin reaches 1 V, the PWM pulses will commence. The hiccup mode provides a cool-down period for the power converter in the event of a sustained overload condition thereby lowering the average input current and temperature of the power components during such an event.

Figure 33. Hiccup Mode Delay and Soft-Start Timing Diagram

The LM5046 includes powerful 2A integrated gate drivers. However, in certain high power applications (> 500W), it might be necessary to augment the strength of the internal gate driver to achieve higher efficiency and better thermal performance. In high power applications, typically, the I<sup>2</sup>xR loss in the primary MOSFETs is significantly higher than the switching loss. In order to minimize the I<sup>2</sup>xR loss, either the primary MOSFETs are paralleled or MOSFETs with low R<sub>DS</sub> (on) are employed. Both these scenarios increase the total gate charge to be driven by the controller IC. An increase in the gate charge increases the FET transition time and hence increases the

Hiccup Mode off-time

reduced.

8.2.2.10 Augmenting the Gate Drive Strength





(12)





Figure 34. Circuit to Speed-up the Turn-off Process

Depending on the gate charge characteristics of the primary FET, if it is required to speed up both the turn-on and the turn-off time, a bipolar totem pole structure as shown in Figure 35 can be used. When LO1 goes high, the gate to source current is sourced through the NPN transistor Q1 and similar to the circuit shown in Figure 34 when LO1 goes low the PNP transistor Q2 expedites the turn-off process.



Figure 35. Bipolar Totem Pole Arrangement

Alternatively, a low side gate driver such as LM5112 can be utilized instead of the discrete totem pole. The LM5112 comes in a small package with a 3A source and a 7A sink capability. While driving the high-side FET, the HS1 acts as a local ground and the boot capacitor between the BST and HS pins acts as VCC.



Figure 36. Using a Low Side Gate Driver to Augment Gate Drive Strength

# 8.2.3 Application Curve



Figure 37. Application Board Efficiency


#### 9 Power Supply Recommendations

The LM5046 can be used to control power levels up to 1kW. Therefore the current levels can be considerable. Care should be taken that components with the correct current rating are chosen. This would include magnetic components, power MOSFETS and diodes, connectors and wire sizes. Input and output capacitors should have the correct ripple current rating. The use of a multilayer PCB is recommended with a copper area chosen to ensure the LM5046 is operating below its maximum junction temperature. Full power loading should never be attempted without providing adequate cooling.

#### 10 Layout

#### 10.1 Layout Guidelines

The LM5046 current sense and PWM comparators are very fast and respond to short duration noise pulses. The components at the CS, COMP, SLOPE, RAMP, SS, SSSR, RES, UVLO, OVP, RD1, RD2, and RT pins should be physically close as possible to the IC, thereby minimizing noise pickup on the PC board trace inductance. Eliminating or minimizing via's in these critical connections are essential. Layout consideration is critical for the current sense filter. If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense filter components and to the IC pins. The ground side of the transformer should be connected via a dedicated PC board trace to the AGND pin, rather than through the ground plane. If the current sense circuit employs a sense resistor in the drive transistor source, low inductance resistors should be used. In this case, all the noise sensitive, low-current ground trace should be connected in common near the IC, and then a single connection made to the power ground (sense resistor ground point).

The gate drive outputs of the LM5046 should have short, direct paths to the power MOSFETs in order to minimize inductance in the PC board. The boot-strap capacitors required for the high side gate drivers should be located very close to the IC and connected directly to the BST and HS pins. The VCC and REF capacitors should also be placed close to their respective pins with short trace inductance. Low ESR and ESL ceramic capacitors are recommended for the boot-strap, VCC and the REF capacitors. The two ground pins (AGND, PGND) must be connected together directly underneath the IC with a short, direct connection, to avoid jitter due to relative ground bounce.

#### **10.2 Layout Example**



Figure 38. Layout of Components Around RAMP, CS, SLOPE, COMP, RT, RD1, RD2, RES, SS, and SSR

TEXAS INSTRUMENTS

www.ti.com

### Layout Example (continued)



Figure 39. Layout of Components Around VIN, VCC, AGND, PGND UVLO, OVP, REF, BST1, BST2, HS1, and HS2



### **11** Device and Documentation Support

#### 11.1 Trademarks

All trademarks are the property of their respective owners.

#### **11.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5046MH/NOPB	ACTIVE	HTSSOP	PWP	28	48	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5046 MH	Samples
LM5046MHX/NOPB	ACTIVE	HTSSOP	PWP	28	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5046 MH	Samples
LM5046SQ/NOPB	ACTIVE	WQFN	RSG	28	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5046	Samples
LM5046SQX/NOPB	ACTIVE	WQFN	RSG	28	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5046	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5046MHX/NOPB	HTSSOP	PWP	28	2500	330.0	16.4	6.8	10.2	1.6	8.0	16.0	Q1
LM5046SQ/NOPB	WQFN	RSG	28	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LM5046SQX/NOPB	WQFN	RSG	28	4500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1



### PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5046MHX/NOPB	HTSSOP	PWP	28	2500	367.0	367.0	35.0
LM5046SQ/NOPB	WQFN	RSG	28	1000	208.0	191.0	35.0
LM5046SQX/NOPB	WQFN	RSG	28	4500	367.0	367.0	35.0



5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM5046MH/NOPB	PWP	HTSSOP	28	48	495	8	2514.6	4.06

# **RSG0028A**



### **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RSG0028A**

# **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RSG0028A**

# **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PWP0028A**



### **PACKAGE OUTLINE**

PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MO-153, variation AET.



# **PWP0028A**

## **EXAMPLE BOARD LAYOUT**

### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



## **PWP0028A**

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated