

# Sonoma (MAXREFDES14#) ZedBoard Quick Start Guide

Rev 0; 9/13



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2013 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

# **Table of Contents**

1.	Required Equipment	3
2.	Overview	3
3.	Included Files	5
4.	Procedure	6
5.	Code Documentation	19
6.	Appendix A: Project Structure and Key Filenames	20
7.	Trademarks	20
8.	Revision History	21

### **1. Required Equipment**

- PC with Windows<sup>®</sup> OS with Xilinx<sup>®</sup> ISE<sup>®</sup>/SDK version 14.2 or later and two USB ports (Refer to Xilinx AR# 51895 if you installed ISE WebPack<sup>™</sup> design software on your PC.)
- 120V AC power source or wall outlet
- AC load
- License for Xilinx EDK/SDK version 14.2 or later (Free WebPack license is OK)
- Sonoma (MAXREFDES14#) board
- ZedBoard<sup>TM</sup> development kit

### 2. Overview

Below is a high-level overview of the steps required to quickly get the Sonoma design running by downloading and running the FPGA project. Detailed instructions for each step are provided in the following pages. The Sonoma (MAXREFDES14#) subsystem reference design will be referred to as Sonoma throughout this document.

- 1) Connect the Sonoma board to the JA1 port of a ZedBoard as shown in <u>Figure 1</u>. Ensure the connector is aligned as shown in <u>Figure 2</u>.
- 2) Connect the power supply and the load to the Sonoma board.
- 3) Download the latest **RD14V01\_00.ZIP** file located at the Sonoma page.
- 4) Extract the **RD14V01\_00.ZIP** file to a directory on your PC.
- 5) Open the Xilinx SDK.
- 6) Download the bitstream (.BIT) file to the board. This bitstream contains the FPGA hardware design and software bootloader.
- Use Xilinx SDK to download and run the executable file (.ELF) on one of the two ARM<sup>®</sup> Cortex<sup>™</sup> -A9 processors.



Figure 1. Sonoma Board Connected to ZedBoard Development Kit



Figure 2. Pmod<sup>™</sup> Connector Alignment

### 3. Included Files

The top level of the hardware design is a Xilinx PlanAhead Project (.prr) for Xilinx PlanAhead version 14.2. The Verilog-based arm\_system\_stub.v module provides FPGA/board net connectivity, and instantiates the wrapper that carries the Zynq® Processing System. This is supplied as a Xilinx software development kit (SDK) project that includes a demonstration software application to evaluate the Sonoma subsystem reference design. The lower level c-code driver routines are portable to the user's own software project.



Figure 3. Block Diagram of FPGA Hardware Design

### 4. Procedure

- 1. Connect the Sonoma board to the JA1 port of a ZedBoard as shown in Figure 1.
- 2. Connect J14 and J17 connectors of the ZedBoard to the computer with Micro-USB cables.
- 3. Connect the AC power supply and the load to the Sonoma board as shown in <u>Figure 4</u>.
- 4. Power up the ZedBoard by sliding the SW8 switch on the ZedBoard to the ON position.
- Download the latest RD14V01\_00.ZIP file at <u>www.maximintegrated.com/sonoma</u>. All files available for download are available at the bottom of the page.
- 6. Extract the **RD14V01\_00.ZIP** file to a directory on your PC. The location is arbitrary but the maximum path length limitation in Windows (260 characters) should not be exceeded.

In addition, the Xilinx tools require the path to not contain any spaces.

#### C:\Do Not Use Spaces In The Path\RD14V01\_00.ZIP (This path has spaces.)

For the purposes of this document, it will be **C:\designs\maxim\RD14V01\_00\**. See <u>Appendix A: Project Structure and Key Filenames</u> in this document for the project structure and key filenames.



Figure 4. Sonoma Power and Load Connections

7. Open the Xilinx Software Development Kit (SDK) from the Windows Start menu.

퉬 Xilinx Design Tools		
🌗 DocNav		
퉬 ISE Design Suite 14.1		
🌗 ISE Design Suite 14.2		
Accessories		
鷆 ChipScope Pro		
Documentation		
📗 EDK		
🎯 Xilinx Platform Studio		
🧼 Xilinx Software Development		
🌗 Documentation		
鷆 Tools	Ŧ	
	_	
◀ Back		
Search programs and files		Shut down 🕨

8. SDK will prompt for a workspace directory, which is the location where the software project is located. For this example, it is:

C:\designs\maxim\RD14V01\_00\RD14\_ZED\_V01\_00\Design\_Files\top.sdk\SDK\ SDK\_Export

Click **OK** and SDK will open. The Xilinx SDK is based on an Eclipse<sup>™</sup>-based IDE, so it will be a familiar flow for many software developers.



9. Review the SDK IDE. The **Project Explorer** in the upper left tab should have three components as shown in the image below. If all three subfolders are present, you can skip the next step.



10. If the **Project Explorer** does not contain these three subfolders, launch the **File | Import** menu, expand the **General** folder, and select **Existing Projects into Workspace**. Click **Next**. Set the root directory to:

C:\designs\maxim\RD14V01\_00\RD14\_ZED\_V01\_00\Design\_Files\top.sdk\SDK\SD K\_Export

and the missing projects should appear in SDK **Project Explorer** with their checkboxes checked.

💮 Import	3
Select Create new projects from an archive file or directory.	
Select an import source:	
type filter text	
<ul> <li>General</li> <li>Archive File</li> <li>Existing Projects into Workspace</li> <li>File System</li> <li>Preferences</li> <li>C/C++</li> <li>Remote Systems</li> <li>Run/Debug</li> <li>Team</li> </ul>	

Click Finish to import the projects.

11. To download the bitstream (.BIT) file to the board, click on the **Program FPGA** icon (which looks like a green chain of devices).



The **Program FPGA** dialog box appears. From here, an FPGA bitstream (.BIT) file is selected. Be sure to select the .BIT file by using the paths below.

#### Bitstream:

C:\designs\maxim\RD14V01\_00\RD14\_ZED\_V01\_00\Design\_Files\top.sdk\S DK\SDK\_Export\arm\_system\_hw\_platform

#### Press Program.

🐵 Program FPG	A		×
Program FPC Specify the bits	GA stream and the ELF files that reside in BRAM memory		<mark>-}</mark> -∎
Hardware Conf Hardware Spec Bitstream:			Browse
BMM File:			Browse
Processor	ELF File to Initialize in Block RAM		
?		Program	Cancel

It takes approximately 10 seconds to download the FPGA, then a message box indicating **FPGA configuration complete** appears.

12. Set up the terminal program to run on the PC using the following steps. Before loading the executable firmware file on the FPGA, the terminal program on the PC should be running. The example firmware running on the FPGA communicates with the PC via a USB port set up to emulate a serial port (UART). To establish this communication link, the PC must be configured with the appropriate Windows drivers. A suitable terminal program such as Tera Term or HyperTerminal should be invoked.

The ZedBoard utilizes the Cypress USB-UART bridge IC. If the Windows cannot automatically install the driver for the Cypress USB-UART bridge IC, the driver is available for download from (www.cypress.com/?rID=63794). The driver is WHQL certified for the default Cypress VID / PID of 0x04B4 / 0x0008.

Once installed, Windows will assign a previously unused COM port. Use the Windows **Control Panel** | **System** | **Device Manager** to determine the COM port number. (It will be named **Cypress Serial**.) Make a note of which COM port this is. That information is needed in the next step.

Next, a terminal emulation program needs to be installed and launched. For Windows XP® and earlier systems, the HyperTerminal program is the usual choice. However, since HyperTerminal was eliminated from Windows 7, it may be necessary to locate an alternative. Several are available; one good choice is called Tera Term (http://ttssh2.sourceforge.jp/). Whatever terminal program you choose, the communication should be set up by opening the COM port number previously described above and the port configured as:

bits per second: **460,800**;

data bits: 8;

parity: **none**;

stop bits: 1;

flow control: **none**.

**Note:** If the terminal program does not connect correctly at the baud rate above, please drop the baud rate to 115.2kbps.

13. Use the Xilinx SDK to download and run the executable ELF (.ELF) file on the ARM Cortex-A9 processor using the following steps.

Right-click the mouse while the **MAXREFDES14 C** project is selected, choose the **Run As** menu, and then **Run Configurations...** menu as shown below.

	: # P						
1	눱 Project Explo		New	*	- 8	Mal	
			Go Into			٠	
	MAXREF	ו	Open in New Window			<b>1</b>	
	MAXREF	Đ	Сору	Ctrl+C		1	
	b 🗾 system_l	Ē	Paste	Ctrl+V		Right	Click Mouse on
		×	Delete	Delete		_	<b>REFDESX C</b> project
			Move				
			Rename	F2		Select	t Run As
		è	Import				
		4	Export			Run C	Configurations
			Build Project				, on a garadion of the
			· · · · · · · · · · · · · · · · · · ·				
		~	Clean Project Refresh	F5			
		\$		C			
			Close Project				
			Close Unrelated Projects				
			Build Configurations	•			
			Make Targets	•			
			Index	•			
			Show in Remote Systems view				
			Convert To				
		•	Format Project With Jindent		📮 Console 🛿 📃 Properti		
		ř	Run As	+	1 Launch on Hardware		
		-	Debug As		2 Local C/C++ Application		
			Profile As	•	<ul> <li>3 Remote ARM Linux Appli</li> </ul>		
			Team	•	Run Configurations		
					Kan configurations		

Next, double-click the mouse on the Xilinx C/C++ ELF menu.

💀 Run Configurations	CARLES DOLLARS IN THE PARTY NAME	() (manufa	×
Create, manage, and run confi	gurations		
Image: Second	Configure launch settings from this dialog: Press the 'New' button to create a configuration of the selected type. Press the 'Duplicate' button to copy the selected configuration. Press the 'Delete' button to remove the selected configuration. Press the 'Filter' button to configure filtering options. Edit or view an existing configuration by selecting it. Configure launch perspective settings from the <u>Perspectives</u> preference page.		
?	[	Run	Close

Next, press the **Search Project** button.

😡 Run Configurations		Course Process	an mangi manyi n	×
Create, manage, and run confi Ø Program not specified	gurations			
Yee       Image: Second	Name: MAXREFDESX Debug	hing	<ul> <li>Profile Options) Debugger</li> <li>Search Profile Options)</li> <li>Disable auto build</li> <li>Configure Workspace Settings</li> </ul>	
✓ III         ►           Filter matched 6 of 6 items			App	ly Re <u>v</u> ert
?			R	un Close

Double-click on the MAXREFDES14.elf binary.

Program Selection	x
Choose a <u>p</u> rogram to run:	
Binaries:	
MAXREFDESX.elf	
Qualifier:	
🏇 armle - /MAXREFDESX/Debug/MAXREFDESX.ei	If
Can	cel

Verify the application is selected on the **Main** tab.

Run Configurations			<b>X</b>
Create, manage, and run configura	tions		
Ype filter text         €       C/C++ Application         €       C/C++ Remote Application         ►       Launch Group         Remote ARM Linux Application         Xilinx C/C++ ELF         Xilinx C/C++ ELF         Xilinx C/C++ ELF	Name: MAXREFDESX Debug           Main         Device Initialization           C/C++ Application:         C           Debug/MAXREFDESX.elf         Project:           MAXREFDESX         Build (if required) before launching           Build (if required) before launching         Build configuration:           Debug         Enable auto build           Image: Use workspace settings         Image: Connect process input & output to a	STDIO Connection © Disable auto build <u>Configure Workspace Settir</u> terminal.	Search Project Browse Browse
Filter matched 6 of 6 items			Apply Revert
?			Run Close

On the **Device Initialization** tab, click **Browse...** button to select the right initialization TCL file and press the **Run** button.

🐵 Run Configurations	
Create, manage, and run configura	ations Definitions
Image: Second system         Image: Second system <th>Name:       MAXREFDES11.elf         Main        Device Initialization       STDIO Connection       Profile Options       Common         Reset Type:       Reset Processor Only                 Do not download program to memory.                   O on to download program to memory.                   Path to initialization TCL file</th>	Name:       MAXREFDES11.elf         Main        Device Initialization       STDIO Connection       Profile Options       Common         Reset Type:       Reset Processor Only                 Do not download program to memory.                   O on to download program to memory.                   Path to initialization TCL file
Filter matched 6 of 6 items	Apply Revert
?	Run Close

Once the Debug/MAXREFDES14 configuration is set up once, you just need to press the **Run** button if you ever want to run the program again.

😥 C/C++ - Xilinx SDK					
File Edit Source Refactor	Navigate Search	Run Project	Xilinx Tools Window	Help	$\frown$
🖬   🗄 🗊 🖬 🕇	<b>&gt;</b> 🏞 🐹	📸 🕶 🚳 🕶	🖻 🕶 🞯 🕶 🕺 🦠	· 🕲 - 🔺 🔅 ·	O - Q -
2 ▼ 2 ▼ 4 ↓ ↓ ↓	~				

At this point, the application is running on the Cortex-A9 and the terminal program should show the menu below. Make the desired selections by pressing the appropriate keys on the keyboard. For example, to select **Register Read** command, press **0**.

😕 COM46:115200baud - Tera Term VT
<u>File Edit Setup Control Window H</u> elp
^
<pre>////////////////////////////////////</pre>

### 5. Code Documentation

Code documentation can be found at: C:\...\RD14V01\_00\RD14\_ZED\_V01\_00\Code\_Documentation\

RDXVXX_XX   RDX_NEXYS3_VXX_XX   Code_Documentation							
	퉬 html	12/21/2012 1:03 PM	File folder				
	🌗 latex	12/21/2012 1:03 PM	File folder				
1	🖉 MainPage.html	12/6/2012 3:42 PM	HTML Document	1 KB			
	AXREFDESX_Code_Documentation.pdf	12/13/2012 2:56 PM	Adobe Acrobat D	157 KB			

To view the code documentation in HTML format with a browser, open the **MainPage.html** file.

To view the code documentation in .PDF format with a PDF reader, open the **MAXREFDES14\_Code\_Documentation.pdf** file.

## 6. Appendix A: Project Structure and Key Filenames



## 7. Trademarks

ARM is a registered trademark of ARM Ltd.

Cortex is a trademark of ARM Ltd.

Eclipse is a trademark of Eclipse Foundation, Inc.

Pmod is a trademark of Digilent Inc.

Windows is a registered trademark and registered service mark and Windows XP is a registered trademark of Microsoft Corporation.

Xilinx is a registered trademark and registered service mark of Xilinx, Inc.

ZedBoard is a trademark of Avnet, Inc.

Zynq is a registered trademark of Xilinx, Inc.

## 8. Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	9/13	Initial release	—