

Ph. 480-503-4295 | NOPP@FocusLCD.com

## TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

## **TFT** Display Module

Part Number E20RA-CW540-R

#### **Overview:**

- 2.0-inch TFT (46.5x41.56 )
- 320 240<sup>°</sup>
- 3/4SPI + "k8" @
- 8/9/16/18-bit MCU Interface
- 3/4-wire Serial Interface
- All View

- Transmissive
- Wide Temperature
- Resistive Touch Panel
- 540 nits
- TFT IC: ILI9342C
- RoHS Compliant



#### Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT LCD Panel, driver circuit, 4-wire resistive touch panel, and a backlight unit. The resolution of the 2.0" TFT LCD contains 320(RGB)x240 pixels and can display up to 262k colors.

#### **TFT Features**

Low Input Voltage: 3.3V Display Colors: 262k Interface: 8/9/16/18-bit MCU 3/4SPI+16/18-bit RGB 3/4-wire Serial

General Information Items	Specification Main Panel	– Unit	Note
TFT Display area (AA)	40.80(H) x 30.60(2.0 inch)	mm	-
Driver Element	TFT active matrix	-	-
Display Colors	262k	colors	-
Number of pixels	320(RGB)x240	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel Pitch	0.1275 (H)x0.1275(V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ILI9342C	-	-
TFT Interface	MCU, SPI+RGB, SPI	-	-
Display mode	Transmissive/ Normally Black	-	-
Operating temperature	-20 <b>~</b> +70	°C	-
Storage temperature	-30~+80	°C	-

#### **Mechanical Information**

Item		Min	Тур.	Max	Unit	Note
	Horizontal (H)		46.50		mm	-
Module	Vertical (V)		41.56		mm	-
Size	Depth (D)		3.7		mm	-
	Weight		TBD		g	

#### 1. Outline Dimensions





## 2. Block Diagram





3.1	TFT						
NO.	Symbol	Description					I/O
1	GND	Ground					Р
2	GND	Ground					Р
3	IOVCC	Supply voltage (1.65-3.3	V)				Р
4	VCI	Supply voltage (3.3V)					Р
		Interface selection	IM3	IM2	IM0	Pins used	
		DBI 8-bit	0	0	0	DB7-DB0	
	IM3	DBI 16-bit	0	1	0	DB15-DB0	
5-7	IM2	DBI 9-bit	0	0	1	DB8-DB0	Ι
	IM0	DBI 18-bit	0	1	1	DB17-DB0	1
		3-wire, 9-bit SPI	1	0	1	SDA SCL CS	1
		4-wire, 8-bit SPI	1	1	1	SDA SCL CS RS	1
8	SDA	Serial input signal. The d	lata is appli	ed at the risin	ng edge of the	e SCL signal. If not	I/O
0	SDA	used, pin to VCI or GND	).				1/0
9	VSYNC	Frame synchronizing sig	nal for the	RGB interfac	e. If not used	, pin to VCI or GND.	Ι
10	HSYNC	Line synchronizing signa	l for the R	GB interface.	If not used,	pin to VCI or GND.	Ι
11	DOTCLK	Dot clock signal for the I	RGB interfa	ace. If not use	d, pin to VC	I or GND.	Ι
12	ENABLE	Data enable signal for the	e RGB inte	rface. If not u	sed, pin to V	'CI or GND.	Ι
13	RD	Read signal for the MCU	parallel in	terface. If not	t used, pin to	VCI or GND.	0
14	WD(CDL DC)	Write signal in the parall	el MCU int	erface. Comr	nand or para	meter select signal for	Ι
14	WR(SPI_RS)	the 4-wire serial interface	e. If not use	ed, pin to VCI	or GND.		1
		Data or command signal	for the para	allel MCU int	erface. RS=	I: data is selected,	
15	RS(SPI_SCL)	RS=0: command is selec	ted. The clo	ock for the set	rial interface	. If not used, pin to VCI	Ι
		or GND.					
16	CS	Chip select pin. When no	ot used (in t	he MCU para	allel interface	e mode) this pin can be	Ι
10	0.5	fixed low.					1
17	RESET	Reset signal of the device	e. Must be a	applied to pro	perly initiali	ze the device. Signal is	Ι
17	KL5L1	active low.					1
18-35	DB17-DB0	18-bit parallel bi-direction	nal data bu	t for the RGE	3 and MCU i	nterfaces. Fix to GND	I/O
		when not used.					
36	LEDK1	Cathode pin of the backl	ight				Р
37	LEDK2	Cathode pin of the backl	ight				Р
38	LEDK3	Cathode pin of the backl	-				Р
39	LEDK4	Cathode pin of the backl	ight				Р
40	LEDA	Anode pin of the backlig					Р
41	XR	Touch panel right glass t	erminal				A/D
42	YU	Touch panel top film terr	ninal				A/D
43	XL	Touch panel left glass ter	rminal				A/D
44	YD	Touch panel bottom film	terminal				A/D
45	GND	Ground					Р
	O: Output P: Powa						

# Input Terminal Pin Assignment TFT

I: Input, O: Output, P: Power



## 4. LCD Optical Characteristics

#### 4.1 **Optical Specifications**

Item		Symbol	Condition	Min	Тур.	Max	Unit	Note
Color Gar	nut	S%		55	60		%	(3)
Contrast R	atio	CR		1000	1500		%	(2)
Response Time	Rising Falling	TR+TF			30	40	ms	(4)
	<b>W</b> 71.14	Wx	$\theta = 0$	0.2599	0.2999	0.3399		
	White	W <sub>Y</sub>	Normal viewing	0.2858	0.3258	0.3658		
	Del	R <sub>X</sub>	-	0.5889	0.6089	0.6289		
Color Filter	Red	R <sub>Y</sub>	angle	0.3441	0.3641	0.3841		( <b>5</b> )( <b>6</b> )
Chromaticity	Course	G <sub>X</sub>		0.3068	0.3268	0.3468		(5)(6)
	Green	Gy		0.5607	0.5807	0.6007		
	Dlus	$B_X$		0.1308	0.1508	0.1708		
	Blue	B <sub>Y</sub>		0.0640	0.0840	0.1040		
		ΘL		70	80			
	Hor.	ΘR	CR≥10	70	80		1	(1)(6)
Viewing Angle		ΘΤ	ΘΤ		80		degrees	(1)(6)
Ver.		ΘΒ		70	80		<u> </u>	
Option View D	irection			ALL				(1)



#### **Optical Specification Reference Notes:**

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.



(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).

$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving. The equation for transmittance Tr is:



Io = the brightness of the light source.

It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.





(5) Definition of Color Gamut: Measuring machine CFT-01. NTSC's Primaries: R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display Technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics. The color chromaticity shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.



(6) Definition of Optical Measurement Setup:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.





### 5. TFT Electrical Characteristics

#### 5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

Characteristics	Symbol	Min	Max	Unit
Digital Supply Voltage	VDD	-0.3	4.2	V
Digital Interface Supply Voltage	IOVCC	-0.3	3.3	
Operating Temperature	ТОР	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

*NOTE:* If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

#### **5.2 DC Electrical Characteristics**

Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	VCI	2.5	2.8/3.3	3.6	V	
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal Mode Current	IDD		5		mA	
Level Input Voltage	VIH	0.7IOVCC		IOVCC+0.3	V	
Level input voltage	VIL	GND-0.3		0.3IOVCC	V	
Level Output Voltage	VOH	IOVCC-0.4			V	
Lever Sulput Voltage	VOL	GND		GND+0.4	V	



#### Item **Symbol** Min Max Unit Note Typ. 60 Forward Current IF mА ----Forward Voltage VF 3.2 V ----540 Note 3 LCM Luminance LV 500 cd/m2 LED lifetime Hr 50000 hour Note1 ----& 2 80 % Note 3 Uniformity AVg \_\_\_ \_\_

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 3 white LEDs.

Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta= $25\pm3$  °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at Ta= $25^{\circ}$ C and IL=60mA. The LED lifetime could be decreased if operating IL is larger than 60mA. The constant current driving method is suggested.



Backlight LED Circuit

Note 3: Luminance Uniformity of these 9 points is defined as below:



 $Luminance = (\underline{Total \ Luminance \ of \ 9 \ points})}{9}$ 

Uniformity =<u>minimum luminance in 9 points(1-9)</u> maximum luminance in 9 points(1-9)



#### 6. AC Characteristic

#### 6.1 Parallel RGB Interface Characteristics



Figure 6.1: Parallel RGB Interface Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
HSYNC, VSYNC	T <sub>SYNCS</sub>	VSYNC, HSYNC Setup Time	15	-	ns	
	$T_{ENS}$	Enable Setup Time	15	-	ns	
ENABLE	$T_{ENH}$	Enable Hold Time	15	-	ns	
	PWDH	DOTCLK High-level Pulse Width	33	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	33	-	ns	
DOTCLK	T <sub>CYCD</sub>	DOTCLK Cycle Time	100	-	ns	
	$T_{RGHR}, T_{RGHF}$	DOTCLK Rise/Fall Time	-	20	ns	
DB	$T_{\mathrm{DB}S}$	DB Data Setup Time	15	-	ns	
	$T_{\mathrm{DB}H}$	DB Data Hold Time	15	-	ns	

Table 6.1: Parallel RGB Interface Timing Characteristics



#### 6.2 Timing Tables

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC and DOTCLK signals. The data can be written only within the specified area with low power consumption by using the window address function. The back porch and front porch are used to set the RGB interface timing signals.



Parameter	Symbol	Min	Тур	Max	Unit
DCLK cycle time	dclk	50	-		ns
Horizontal sync width	hpw	2	10	16	dclk
Horizontal back porch	hbp	2	20	24	dclk
Horizontal front porch	hfp	2	10	16	dclk
Vertical sync width	vs	1	2	4	Line
Vertical back porch	vbp	1	2		Line
Vertical front porch	vfp	3	4		Line

 Table 6.2: RGB Interface Timing Table





6.3 Display Serial Interface Characteristics (3-line SPI system)

1

Figure 6.3: Serial Interface 3-SPI Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T <sub>CSS</sub>	Chip select setup time (write)	30		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	40		ns	
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
	T <sub>SCC</sub>	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
	T <sub>SCYCW</sub>	Serial clock cycle (write)	100		ns	
	T <sub>SHW</sub>	SCL "H" pulse width (write)	35		ns	
SCL	T <sub>SLW</sub>	SCL "L" width (write)	35		ns	
SCL	T <sub>SCYCR</sub>	Serial clock cycle (read)	150		ns	
	T <sub>SHR</sub>	SCL "H" pulse width (read)	60		ns	
	T <sub>SLR</sub>	SCL "L" pulse width (read)	60		ns	
	T <sub>SDS</sub>	Data setup time	30			
SDA (DIN)	T <sub>SDH</sub>	Data hold time	30		ns	
	T <sub>ACC</sub>	Access time	10	50		For max
SDA (DOUT)	T <sub>OH</sub>	Output disable time	15	50	ns	CL=30pF For min CL=8pF

VDDI = 1.64 to 3.3V, VDD = 2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to	o 70 Co
---	---------

 Table 6.3: 3-line Serial Interface Timing Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals





#### 6.4 Display Serial Interface Characteristics (4-line SPI serial)

Figure 6.4: Serial Interface 4-SPI Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description		
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns			
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns			
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns			
	T <sub>SCC</sub>	Chip select hold time (read)	65		ns			
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns			
	T <sub>SCYCW</sub>	Serial clock cycle (write)	66		ns			
	T <sub>SHW</sub>	SCL "H" pulse width (write)	15		ns	write command &		
CCI	T <sub>SLW</sub>	SCL "L" width (write)	15		ns	data ram		
SCL	T <sub>SCYCR</sub>	Serial clock cycle (read)	150		ns			
Γ	T <sub>SHR</sub>	SCL "H" pulse width (read)	60		ns	read command &		
	T <sub>SLR</sub>	SCL "L" pulse width (read)	60		ns	data ram		
D/CX	T <sub>DCS</sub>	D/CX setup time	10		ns			
D/CA	T <sub>DCH</sub>	D/CX hold time	10		ns			
	T <sub>SDS</sub>	Data setup time	10		ns			
SDA (DIN)	T <sub>SDH</sub>	Data hold time	10		ns			
DOUT	T <sub>ACC</sub>	Access time	10	50	ns	For max		
DOUT	T <sub>OH</sub>	Output disable time	15	50	ns	CL=30pF For		
	$T_{\rm rel}$							

Table 6.5: 4-line Serial Interface Timing Characteristics

min CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.





6.5 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus

Figure 6.5: Parallel Interface Timing Characteristics (8080-Series MCU Interface)

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T <sub>AST</sub>	Address setup time	0	-	ns	
	T <sub>AHT</sub>	Address hold time (Write/Read)	10	-	ns	
CSX	$T_{CHW}$	Chip select "H" pulse width	0	-	ns	
	T <sub>CS</sub>	Chip select setup time (Write)	15	-	ns	
	T <sub>RCS</sub>	Chip select setup time (Read ID)	45	-	ns	
	T <sub>RCSFM</sub>	Chip select setup time (Read FM)	355	-	ns	
	T <sub>CSF</sub>	Chip select wait time (Write/Read)	10	-	ns	
	T <sub>CSH</sub>	Chip select hold time	10	-	ns	
WRX	T <sub>WC</sub>	Write cycle	66	-	ns	
	T <sub>WRH</sub>	Control pulse "H" duration	15	-	ns	
	T <sub>WRL</sub>	Control pulse "L" duration	15		ns	
RDX (ID)	T <sub>RC</sub>	Read cycle (ID)	160	-	ns	
	T <sub>RDH</sub>	Control pulse "H" duration (ID)	90	-	ns	
	T <sub>RDL</sub>	Control pulse "L" duration	45	-	ns	
RDX (FM)	T <sub>RCFM</sub>	Read cycle (FM)	450	-	ns	
	T <sub>RDHFM</sub>	Control pulse "H" duration (FM)	90	-	ns	
	T <sub>RDLFM</sub>	Control pulse "L" duration (FM)	355	-	ns	
D[17:0]	T <sub>DST</sub>	Write data setup time	10	-	ns	
D[15:0],	T <sub>DHT</sub>	Write data hold time	10	-	ns	For max CL=30pF
D[8:0],	T <sub>RAT</sub>	Read access time (ID)	-	40	ns	]
D[7:0]	T <sub>RATFM</sub>	Read access time (FM)	-	340	ns	For min CL=8pF
	T <sub>ROD</sub>	Output disable time	20	80	ns	

Table 6.5: 8080 Series MCU Parallel Timing Characteristics



#### 6.3 Reset Timing



#### Figure 6.6: Reset Timing Diagram

<b>Related Pins</b>	Symbol	Parameter	Min	Max	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1,5)	ms
				120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

RESX Pulse	Action	
Shorter than 5us	Reset Rejected	
Longer than 9us	Reset	
Between 5us and 9 us	Reset starts	

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.



#### 7. Cautions and Handling Precautions

#### 7.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

#### 7.2 Storage and Transportation

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.