
SCES226I - APRIL 1999 - REVISED MAY 2005


- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches

- Individual Switch Controls
- Extremely Low Input Current
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LV4040A . . . J OR W PACKAGE SN74LV4040A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



SN74LV4040A ... RGY PACKAGE (TOP VIEW)



SN54LV4040A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4040AN	SN74LV4040AN
	QFN – RGY	Reel of 1000	SN74LV4040ARGYR	LW040A
	0010 D	Tube of 40	SN74LV4040AD	11/40404
	SOIC - D	Reel of 2500	SN74LV4040ADR	LV4040A
4000 / 0500	SOP - NS	Reel of 2000	SN74LV4040ANSR	74LV4040A
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV4040ADBR	LW040A
		Tube of 90	SN74LV4040APW	
	TSSOP - PW	Reel of 2000	SN74LV4040APWR	LW040A
		Reel of 250	SN74LV4040APWT	
	TVSOP - DGV	Reel of 2000	SN74LV4040ADGVR	LW040A
	CDIP – J	Tube of 25	SNJ54LV4040AJ	SNJ54LV4040AJ
−55°C to 125°C	CFP – W	Tube of 150	SNJ54LV4040AW	SNJ54LV4040AW
	LCCC - FK	Tube of 55	SNJ54LV4040AFK	SNJ54LV4040AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCES226I - APRIL 1999 - REVISED MAY 2005

description/ordering information (continued)


The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE (each buffer)

INP	UTS	FUNCTION						
CLK	CLR	FUNCTION						
1	L	No change						
\downarrow	L	Advance to next stage						
Χ	Н	All outputs L						

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

SN54LV4040A, SN74LV4040A 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCES226I - APRIL 1999 - REVISED MAY 2005

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or	0.0 v to r v
power-off state, V _O (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	
(see Note 3): DB package	
(see Note 3): DGV package	
(see Note 3): N package	
(see Note 3): NS package	
(see Note 3): PW package	
(see Note 4): RGY package	
Storage temperature range, T _{Stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54LV4040A, SN74LV4040A 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCES226I - APRIL 1999 - REVISED MAY 2005

recommended operating conditions (see Note 5)

			SN54L	V4040A	SN74L	V4040A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
Maria	High lavelingut vallage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
Mari	Low lovel input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
V _{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V _{CC} ×0.3		$V_{CC} \times 0.3$	
٧ı	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	√VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
	I liab lavel autout aumant	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	30	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Q	-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Lauren autout aumant	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54L	V4040A	SN74I	LV4040A	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MAX	MIN	TYP MA	X
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1		
.,	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2		
VOH	I _{OH} = -6 mA	3 V	2.48	_	2.48		
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	TA)	3.8		
	$I_{OL} = 50 \mu A$	2 V to 5.5 V		0.1		C	.1
\/-·	$I_{OL} = 2 \text{ mA}$	2.3 V		0.4		C	.4 V
V _{OL}	I _{OL} = 6 mA	3 V		0.44		0.4	14 V
	I _{OL} = 12 mA	4.5 V	g	0.55		0.	55
lį	V _I = 5.5 V or GND	0 to 5.5 V	Q.	±1		:	±1 μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20		:	20 μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0		5			5 μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.9		1.9	pF

SCES226I - APRIL 1999 - REVISED MAY 2005

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

		Т		T _A = 25°C		SN54LV4040A		SN74LV4040A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas dimetias	CLK high or low	7		7	M	7		
t _W	Pulse duration	CLR high	6.5		6.5		6.5		ns
t _{su}	Setup time	CLR inactive before CLK↓	6.5		6.5		6.5	·	ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV	4040A	SN74LV	4040A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulan dematter	CLK high or low	5		5	N	5		
t _W	Pulse duration	CLR high	5		5		5		ns
t _{su}	Setup time	CLR inactive before CLK↓	5		5		5	·	ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = :	25°C	SN54LV	4040A	SN74LV	4040A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		CLK high or low	5		5	N. N	5		
t _W	Pulse duration	CLR high	5		5		5		ns
t _{su}	Setup time	CLR inactive before CLK↓	5		5		5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

24244555	FROM	то	LOAD	T,	ղ = 25°C	;	SN54LV4	1040A	SN74LV	4040A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	50*	115*		40*		40		N41.1-
f _{max}			C _L = 50 pF	40	95		35	2	35		MHz
^t PLH	01.14	_	0 45 5		8.7*	19.4*	1*	23*	1	23	
^t PHL	CLK	Q _A	C _L = 15 pF		8.7*	19.4*	1*	23*	1	23	ns
t _{PHL}	CLR	Any Q	C _L = 15 pF		9.3*	19.9*	1*/	24*	1	24	ns
^t PLH	CLK	_	0 50 5		10.5	24.1	77	28	1	28	
^t PHL	CLK	Q_A	C _L = 50 pF		10.5	24.1	O 1	28	1	28	ns
t _{PHL}	CLR	Any Q	C _L = 50 pF		11.7	24.5	2 1	28	1	28	ns
$\Delta t_{ extsf{pd}}$	Qn	Q _{n+1}	C _L = 50 pF		1.7	5.9		7		7	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCES226I - APRIL 1999 - REVISED MAY 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

242445752	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54LV	4040A	SN74LV	4040A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	75*	160*		75*		75		MHz
fmax			C _L = 50 pF	55	130		50	3	50		IVIHZ
^t PLH	01.14	•	0. 45.5		6.1*	11.9*	1*	14*	1	14	
^t PHL	CLK	Q_A	C _L = 15 pF		6.1*	11.9*	1*	14*	1	14	ns
^t PHL	CLR	Any Q	C _L = 15 pF		7.1*	12.8*	1*	15*	1	15	ns
^t PLH	CLK	•	0 50 5		7.5	15.4	77	17.5	1	17.5	
t _{PHL}	CLK	Q_A	C _L = 50 pF		7.5	15.4	Q 1	17.5	1	17.5	ns
^t PHL	CLR	Any Q	C _L = 50 pF		9	16.3	Q 1	18.5	1	18.5	ns
Δt_{pd}	Qn	Q _{n+1}	C _L = 50 pF		1.2	4.4		5		5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	-			_	-						
	FROM	то	LOAD	T,	Δ = 25°C	;	SN54LV	4040A	SN74LV	4040A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	150*	235*		125*		125		N 41 1-
f _{max}			C _L = 50 pF	95	185		80	2	80		MHz
t _{PLH}	01.14		0 455		4.2*	7.3*	1*	8.5*	1	8.5	
^t PHL	CLK	Q_{A}	$C_L = 15 pF$		4.2*	7.3*	1*	8.5*	1	8.5	ns
t _{PHL}	CLR	Any Q	C _L = 15 pF		5.3*	8.6*	1*/	10*	1	10	ns
t _{PLH}	CLK	0	0 50 55		5.3	9.3	77	10.5	1	10.5	
^t PHL	CLK	Q_{A}	$C_L = 50 pF$		5.3	9.3	Q 1	10.5	1	10.5	ns
t _{PHL}	CLR	Any Q	$C_L = 50 pF$		6.8	10.6	Q 1	12	1	12	ns
Δt_{pd}	Qn	Q _{n+1}	C _L = 50 pF		0.8	3.1		3.5		3.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.


noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 6)

	DADAMETED	SN7	SN74LV4040A				
	PARAMETER	MIN	TYP	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	8.0	V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V		
VIH(D)	High-level dynamic input voltage	2.31			V		
V _{IL(D)}	Low-level dynamic input voltage			0.99	V		


NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

ĺ		PARAMETER	TEST CON	NDITIONS	VCC	TYP	UNIT
ſ	<u> </u>	Power dissipation capacitance	C _L = 50 pF,	f 40 MH-	3.3 V	11.9	۲
	Cpd			f = 10 MHz	5 V	13.1	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4040AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4040A	Samples
SN74LV4040ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4040A	Samples
SN74LV4040ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4040A	Samples
SN74LV4040AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4040AN	Samples
SN74LV4040ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4040A	Samples
SN74LV4040APW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW040A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4040A:

● Enhanced Product: SN74LV4040A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

www.ti.com 27-Jul-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4040ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4040ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4040ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4040ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4040APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4040APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4040ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 27-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4040ADBR	SSOP	DB	16	2000	853.0	449.0	35.0
SN74LV4040ADGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
SN74LV4040ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV4040ANSR	SO	NS	16	2000	853.0	449.0	35.0
SN74LV4040APWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74LV4040APWT	TSSOP	PW	16	250	853.0	449.0	35.0
SN74LV4040ARGYR	VQFN	RGY	16	3000	853.0	449.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)


PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated