

# SN65DSI84 MIPI® DSI Bridge To FLATLINK™ LVDS Single Channel DSI to Dual-Link LVDS Bridge

# 1 Features

- Implements MIPI<sup>®</sup> D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00
- Single channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane
- Supports 18 bpp and 24-bpp DSI video packets with RGB666 and RGB888 formats
- Suitable for 60-fps WUXGA 1920 × 1200 resolution at 18-bpp and 24-bpp color, 60 fps 1366 × 768 at 18 bpp and 24 bpp
- FlatLink<sup>™</sup> output configurable for single-link or dual-link LVDS
- Supports single channel DSI to dual-link LVDS operating mode
- LVDS output clock range of 25 MHz to 154 MHz in dual-link or single-link modes
- LVDS pixel clock may be sourced from freerunning continuous D-PHY clock or external reference clock (REFCLK)
- 1.8-V main V<sub>CC</sub> power supply
- Low power features include shutdown mode, reduced LVDS output voltage swing, common mode, and MIPI ultra-low power state (ULPS) support
- LVDS channel swap, LVDS PIN order reverse feature for ease of PCB routing
- ESD rating ±2 kV (HBM)
- Packaged in 64-pin 5-mm × 5-mm nFBGA (ZXH)
- Temperature range: -40°C to 85°C

# 2 Applications

- PC & notebooks
- Tablets
- **Connected peripherals & printers**

# **3 Description**

The SN65DSI84 DSI to FlatLink™ bridge features a single-channel MIPI® D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI® DSI 18bpp RGB666 and 24 bpp RGB888 packets and converts the formatted video data stream to a FlatLink™ compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS interface with four data lanes per link.

The SN65DSI84 is well suited for WUXGA 1920 x 1200 at 60 frames per second, with up to 24 bits-perpixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

Designed with industry compliant interface technology, the SN65DSI84 is compatible with a wide range of micro-processors, and is designed with a range of power management features including lowswing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.

The SN65DSI84 is implemented in a small outline 5x5mm nFBGA at 0.5 mm pitch package, and operates across a temperature range from -40°C to 85°C.

Device Information <sup>(1)</sup>					
PART NUMBER PACKAGE BODY SIZE (NOM					
SN65DSI84	nFBGA (64)	5.00 mm × 5.00 mm			

For all available packages, see the orderable addendum at (1)the end of the datasheet.



**Typical Application** 





# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	6
6.1 Absolute Maximum Ratings	6
6.2 EDS Ratings	6
6.3 Recommended Operating Conditions	<mark>6</mark>
6.4 Thermal Information	<mark>6</mark>
6.5 Electrical Characteristics	7
6.6 Switching Characteristics	9
7 Detailed Description	
7.1 Overview	12
7.2 Functional Block Diagram	12
7.3 Feature Description	

7.4 Device Functional Modes	11
7.5 Programming	. 22
7.6 Register Maps	.23
8 Application and Implementation	
8.1 Application Information	. 33
8.2 Typical Application	
9 Power Supply Recommendations	.40
9.1 V <sub>CC</sub> Power Supply	. 40
9.2 VCORE Power Supply	.40
10 Layout	
10.1 Layout Guidelines	. 41
10.2 Layout Example	. 42
11 Device and Documentation Support	
11.1 Receiving Notification of Documentation Updates.	.43
11.2 Community Resources	.43
11.3 Trademarks	.43

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision G (June 2018) to Revision H (October 2020)	Page
•	NOTE: The device in the MicroStar Jr. BGA packaging were redesigned using a laminate nFBGA packa This nFBGA package offers datasheet-equivalent electrical performance. It is also footprint equivalent t MicroStar Jr. BGA. The new package designator in place of the discontinued package designator will be	o the e
	updated throughout the datasheet.	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH	
•	Changed u*jr ZQE to nFBGA ZXH. Updated thermal information	6
•	Changed u*jr ZQE to nFBGA ZXH	41
CI	nanges from Revision F (August 2015) to Revision G (June 2018)	Page
•	Deleted figure Shutdown and Reset Timing Definition While V <sub>CC</sub> Is High	9
•	Changed the paragraph following Figure 7-3	14
•	Changed Recommended Initialization Sequence To: Initialization Sequence	14
•	Changed Table 7-2	14
•	Changed item 3 in Video Stop and Restart Sequence From: Drive all DSI input lanes including DSI CLM	
_	to LP11. To: Drive all DSI data lanes to LP11, but keep the DSI CLK lanes in HS	33

# Changes from Revision E (October 2013) to Revision F (August 2015)

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layou section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	n
•	Changed ULPS Itemized List, item 3 from "Wait for the PLL_LOCK bit (CSR 0x0A.7) to be set" to "Wait for a minimum of 3 ms."	1
•	Changed Initialization Sequence Description for Init seq7 from "Wait for the PLL_LOCK bit to be set (CSR 0x0A.7)" to "Wait for a minimum of 3 ms."	14
•	Changed Table 7-6 Address 0x0A, Bit 7 description from "PLL_LOCK" to "PLL_EN_STAT"	23
•	Changed Address 0x18, Bits 3, 2, 1, and 0 Descriptions in Table 7-8 for clarification	23

Page



С	hanges from Revision D (August 2013) to Revision E (October 2013)	Page
•	Added rows for Bits 7, and 6:5 to Table 7-7 CSR Bit Field Definition – DSI Registers	23
С	hanges from Revision C (December 2012) to Revision D (August 2013)	Page
•	Aligned package description throughout datasheet	1
С	hanges from Revision A (December 2012) to Revision B (December 2012)	Page
•	Changed PGBA to PBGA	1
С	hanges from Revision * (August 2012) to Revision A (December 2012)	Page
•	Changed the value of V <sub>OH</sub> From: 1.3 MIN To: 1.25 MIN	7
•	Changed the I <sub>CC</sub> TYP value From: 125 To: 106 and MAX value From: 200 To: 150	
•	Added a TYP value of 7.7 to I <sub>ULPS</sub>	7
•	Changed the I <sub>RST</sub> TYP value From: 0.05 To: 0.04 and MAX value From: 0.2 To: 0.06	
•	changed the values of  VOD	
•	Changed the values of $V_{OC(SS)}$ for test conditions CSR 0x19.6 = 0 and, or CSR 0x19.4 = 0	
•	Changed table note 2	
•	Added table note 3	
•	Changed the SWITCHING CHARACTERISTICS table	
•	Changed the description of CHA_LVDS_VOD_SWING	
•	Changed the description of CHB_LVDS_VOD_SWING	



# 5 Pin Configuration and Functions



To minimize the power supply noise floor, provide good decoupling near the SN65DSI84 power pins. The use of four ceramic capacitors (2x 0.1  $\mu$ F and 2x 0.01  $\mu$ F) provides good performance. At the least, it is recommended to install one 0.1  $\mu$ F and one 0.01  $\mu$ F capacitor near the SN65DSI84. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and device power inputs pins must be minimized. Placing the capacitor underneath the SN65DSI84 on the bottom of the PCB is often a good choice.

Figure	5-1. ZXH	Package	64-Pin	nFBGA	Top View
	•	. aonago	• • • • • • •		100 11011

Table	ə 5-1.	Pin	Functions	

PIN			DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
DA0P	H3		MIPI® D-PHY Channel A Data Lane 0; data rate up to 1 Gbps.			
DA0N	J3					
DA1P	H4		MIPI® D-PHY Channel A Data Lane 1; data rate up to 1 Gbps.			
DA1N	J4	LVDS Input (HS)				
DA2P	H6	CMOS Input (LS)	MIPI® D-PHY Channel A Data Lane 2; data rate up to 1 Gbps.			
DA2N	J6	(Failsafe)				
DA3P	H7		MIPI® D-PHY Channel A Data Lane 3; data rate up to 1 Gbps.			
DA3N	J7					
DACP	H5		MIPI® D-PHY Channel A Clock Lane; operates up to 500 MHz.			
DACN	J5					



# Table 5-1. Pin Functions (continued)

	PIN PERCENT				
NAME	NO.	I/O	DESCRIPTION		
NC	C2, C1, D2, D1, F2, F1, G2, G1, E2, E1	No connects.	These pins should not be connected to any signal, power or ground.		
A_Y0P	C8		FlatLink™ Channel A LVDS Data Output 0.		
A_Y0N	C9	1			
A_Y1P	D8	1	FlatLink™ Channel A LVDS Data Output 1.		
A_Y1N	D9	1			
A_Y2P	E8	1	FlatLink™ Channel A LVDS Data Output 2.		
A_Y2N	E9	1			
A_Y3P	G8		FlatLink™ Channel A LVDS Data Output 3. A_Y3P and A_Y3N shall be left NC for 18 bpp panels.		
A_Y3N	G9	]			
A_CLKP	F8	1	FlatLink™ Channel A LVDS Clock		
A_CLKN	F9	LVDS Output			
B_Y0P	B3	]	FlatLink™ Channel B LVDS Data Output 0.		
B_Y0N	A3	]			
B_Y1P	B4	]	FlatLink™ Channel B LVDS Data Output 1.		
B_Y1N	A4				
B_Y2P	B5		FlatLink™ Channel B LVDS Data Output 2.		
B_Y2N	A5				
B_Y3P	B7		FlatLink <sup>™</sup> Channel B LVDS Data Output 3. B_Y3P and B_Y3N shall be left NC for 18 bpp panels.		
B_Y3N	A7				
B_CLKP	B6		FlatLink™ Channel B LVDS Clock.		
B_CLKN	A6				
RSVD1	H8	CMOS Input/Output with pulldown	Reserved. This pin should be left unconnected for normal operation.		
RSVD2	B2	CMOS Input with pulldown	Reserved. This pin should be left unconnected for normal operation.		
ADDR	A1	CMOS Input/Output	Local I <sup>2</sup> C Interface Target Address Select. See Table 7-4. In normal operation this pin is an input. When the ADDR pin is programmed high, it should be tied to the same 1.8 V power rails where the SN65DSI84 VCC 1.8 V power rail is connected.		
EN	B1	CMOS Input with pullup (Failsafe)	Chip Enable and Reset. Device is reset (shutdown) when EN is low.		
REFCLK	H2	CMOS Input (Failsafe)	Optional External Reference Clock for LVDS Pixel Clock. If an External Reference Clock is not used, this pin should be pulled to GND with an external resistor. The source of the reference clock should be placed as close as possible with a series resistor near the source to reduce EMI.		
SCL	H1	1	Local I <sup>2</sup> C Interface Clock.		
SDA	J1	Open Drain Input/ Output (Failsafe)	Local I <sup>2</sup> C Interface Bi-directional Data Signal.		
IRQ	J9	CMOS Output	Interrupt Signal.		
GND	A2, A8, B9, D5, E4, F4, F5, H9		Reference Ground.		
VCC	A9, B8, D6, E5, E6, F6, J2	Power Supply	1.8 V Power Supply.		
VCORE	J8		1.1 V Output from Voltage Regulator. This pin must have a 1 $\mu\text{F}$ external capacitor to GND.		

# 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	-0.3	2.175	V
Input Voltage	CMOS Input Terminals	-0.5	2.175	V
input voltage	DSI Input Terminals (DA x P/N, DB x P/N)	-0.4	1.4	V
Storage Temperature T <sub>stg</sub>	•	-65	105	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 EDS Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±200	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	VCC Power supply	165	18	195	V
V <sub>PSN</sub>	Supply noise on any $V_{CC}$ pin	f <sub>(noise)</sub> > 1MHz		0.05	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
T <sub>CASE</sub>	Case temperature			92.2	°C
V <sub>DSI_PIN</sub>	DSI input pin voltage range	-50		1350	mV
f <sub>(I2C)</sub>	Local I <sup>2</sup> C input frequency			400	kHz
f <sub>HS_CLK</sub>	DSI HS clock input frequency	40		500	MHz
t <sub>setup</sub>	DSI HS data to clock setup time		0.15		UI <sup>(1)</sup>
t <sub>hold</sub>	DSI HS data to clock hold time; see Figure 6-4	0.15			UN
ZL	LVDS output differential impedance	90		132	Ω

(1) The unit interval (UI) is one half of the period of the HS clock; at 500 MHz the minimum setup and hold time is 150 ps.

# 6.4 Thermal Information

		SN65DSI84	
	THERMAL METRIC <sup>(1)</sup>	ZXH (nFBGA)	UNIT
		64 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	55.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	30.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	31.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	30.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# **6.5 Electrical Characteristics**

over operating free-air temperatur	e range (unless otherwise noted)
over operating nee-an temperatur	e lange (uniess otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IL</sub>	Low-level control signal input voltage				0.3 x VCC	V
V <sub>IH</sub>	High-level control signal input voltage		0.7 x VCC			V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	1.25			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>LKG</sub>	Input failsafe leakage current	V <sub>CC</sub> = 0; V <sub>CC(PIN)</sub> = 1.8 V			±30	μA
I <sub>IH</sub>	High level input current	Any input terminal			±30	μA
IIL	Low level input current	Any input terminal			±30	μA
I <sub>OZ</sub>	High-impedance output current	Any output terminal			±10	μA
l <sub>os</sub>	Short-circuit output current	Any output driving GND short			±20	mA
I <sub>CC</sub>	Device active current	see <sup>(2)</sup>		106	150	mA
I <sub>ULPS</sub>	Device standby current	All data and clock lanes are in ultra-low power state (ULPS)		7.7	10	mA
I <sub>RST</sub>	Shutdown current	EN = 0		0.04	0.06	mA
R <sub>EN</sub>	EN control input resistor			200		kΩ
MIPI DSI IN	ITERFACE					
V <sub>IH-LP</sub>	LP receiver input high threshold	See Figure 6-1	880			mV
V <sub>IL-LP</sub>	LP receiver input low threshold	See Figure 6-1			550	mV
V <sub>ID</sub>	HS differential input voltage		70		270	mV
V <sub>IDT</sub>	HS differential input voltage threshold				50	mV
V <sub>IL-ULPS</sub>	LP receiver input low threshold; ultra-low power state (ULPS)				300	mV
V <sub>CM-HS</sub>	HS common mode voltage; steady-state		70		330	mV
ΔV <sub>CM-HS</sub>	HS common mode peak-to-peak variation including symbol delta and interference				100	mV
V <sub>IH-HS</sub>	HS single-ended input high voltage	See Figure 6-1			460	mV
V <sub>IL-HS</sub>	HS single-ended input low voltage	See Figure 6-1	-40			mV
V <sub>TERM-EN</sub>	HS termination enable; single-ended input voltage (both Dp AND Dn apply to enable)	Termination is switched simultaneous for Dn and Dp			450	mV
R <sub>DIFF-HS</sub>	HS mode differential input impedance		80		125	Ω



### over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
LATLINK	LVDS OUTPUT						
		CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00; 100 Ω near end termination	180	245	313		
		CSR 0x19.3:2=01 and/or CSR 0x19.1:0=01; 100 Ω near end termination	215	293	372		
		CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10; 100 Ω near end termination	250	341	430		
	Steady-state differential output voltage for	CSR 0x19.3:2=11 and/or CSR 0x19.1:0=11; 100 Ω near end termination	290	389	488		
	A_Y x P/N and B_Y x P/N	CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00; 200 Ω near end termination	150	204	261	mV	
		CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01; 200 Ω near end termination	200	271	346		
		CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10; 200 Ω near end termination	250	337	428		
v/ 1		CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11; 200 Ω near end termination	300	402	511		
V <sub>OD</sub>   -		CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00 100 Ω near end termination	140	191	244		
		CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 100 Ω near end termination	168	229	290		
		CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 100 Ω near end termination	195	266	335		
	Steady-state differential output voltage for	CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 100 Ω near end termination	226	303	381		
	A_CLKP/N and B_CLKP/N	CSR 0x19.3:2=00 and, or CSR 0x19.1:0=00 200 Ω near end termination	117	159	204	mV	
		CSR 0x19.3:2=01 and, or CSR 0x19.1:0=01 200 Ω near end termination	156	211	270		
		CSR 0x19.3:2=10 and, or CSR 0x19.1:0=10 200 Ω near end termination	195	263	334		
		CSR 0x19.3:2=11 and, or CSR 0x19.1:0=11 200 Ω near end termination	234	314	399		
V <sub>OD</sub>	Change in steady-state differential output voltage between opposite binary states	RL = 100 Ω			35	mV	
OC(SS)	Steady state common-mode output voltage <sup>(3)</sup>	CSR 0x19.6 = 1 and CSR 0x1B.6 = 1; and, or CSR 0x19.4 = 1 and CSR 0x1B.4 = 1; see Figure 6-2	0.8	0.9	1	V	
. /	voirage	CSR 0x19.6 = 0 and, or CSR 0x19.4 = 0; see Figure 6-2	1.15	15 1.25 1.35			
OC(PP)	Peak-to-peak common-mode output voltage	see Figure 6-2			35	mV	
LVDS_DIS	Pull-down resistance for disabled LVDS outputs			1		kΩ	

(1) All typical values are at V<sub>CC</sub> = 1.8 V and T<sub>A</sub> = 25°C

(2) SN65DSI84: SINGLE Channel DSI to DUAL Channel LVDS, 1440 x 900

a. number of LVDS lanes = 2 x (3 data lanes + 1 CLK lane)



- b. number of DSI lanes = 2 data lanes + 1 CLK lane
- c. LVDS CLK OUT = 53.25 M
- d. DSI CLK = 500 M
- e. RGB888, LVDS18bpp

Maximum values are at  $V_{CC}$  = 1.95 V and  $T_A$  = 85°C

(3) Tested at V<sub>CC</sub> = 1.8 V , T<sub>A</sub> =  $-40^{\circ}$ C for MIN, T<sub>A</sub> = 25°C for TYP, T<sub>A</sub> = 85°C for MAX.

# 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
DSI						
t <sub>GS</sub>	DSI LP glitch suppression pulse width				300	ps
LVDS						
t <sub>c</sub>	Output clock period		6.49		40	ns
t <sub>w</sub>	High-level output clock (CLK) pulse duration			4/7 tc		ns
t <sub>0</sub>	Delay time, CLK↑ to 1st serial bit position		-0.15		0.15	ns
t <sub>1</sub>	Delay time, CLK↑ to 2nd serial bit position	_	1/7 t <sub>c</sub> – 0.15		1/7 t <sub>c</sub> + 0.15	ns
t <sub>2</sub>	Delay time, CLK↑ to 3rd serial bit position		2/7 t <sub>c</sub> – 0.15		2/7 t <sub>c</sub> + 0.15	ns
t <sub>3</sub>	Delay time, CLK↑ to 4th serial bit position	t <sub>c</sub> = 6.49ns; Input clock jitter < 25ps (REFCLK)	3/7 t <sub>c</sub> – 0.15		3/7 t <sub>c</sub> + 0.15	ns
t <sub>4</sub>	Delay time, CLK↑ to 5th serial bit position		4/7 t <sub>c</sub> – 0.15		4/7 t <sub>c</sub> + 0.15	ns
t <sub>5</sub>	Delay time, CLK↑ to 6th serial bit position		5/7 t <sub>c</sub> – 0.15		5/7 t <sub>c</sub> + 0.15	ns
t <sub>6</sub>	Delay time, CLK↑ to 7th serial bit position		6/7 t <sub>c</sub> – 0.15		6/7 t <sub>c</sub> + 0.15	ns
t <sub>r</sub>	Differential output rise-time	See Figure 6-5	180		500	ps
t <sub>f</sub>	Differential output fall-time					
EN, ULPS, RE	SET					
t <sub>en</sub>	Enable time from EN or ULPS	– t <sub>c(o)</sub> = 12.9 ns			1	ms
t <sub>dis</sub>	Disable time to standby	-12.9115			0.1	1115
t <sub>reset</sub>	Reset time		10			ms
R <sub>EFCLK</sub>						
F <sub>REFCLK</sub>	REFCLK Freqeuncy. Supported frequencies: 25 MHz-154 MHz		25		154	MHz
t <sub>r</sub> , t <sub>f</sub>	REFCLK rise and fall time		100 ps		1ns	S
t <sub>pj</sub>	REFCLK Peak-to-Peak Phase Jitter				50	ps
Duty	REFCLK Duty Cycle		40%	50%	60%	
REFCLK or DS	SI CLK (DACP/N, DBCP/N)	1				
SSC CLKIN	SSC enabled Input CLK center spread depth <sup>(2)</sup>		0.5%	1%	2%	
_	Modulation Frequency Range		30		60	KHz
	1	1	1			

(1) All typical values are at  $V_{CC}$  = 1.8 V and  $T_A$  = 25°C

(2) For EMI reduction purpose, SN65DSI84 supports the center spreading of the LVDS CLK output through the REFCLK or DSI CLK input. The center spread CLK input to the REFCLK or DSI CLK is passed through to the LVDS CLK output A\_CLKP/N and/or B\_CLKP/N.

















A. See the ULPS section of the data sheet for the ULPS entry and exit sequence.



B. ULPS entry and exit protocol and timing requirements must be met per MIPI® DPHY specification.

### Figure 6-3. ULPS Timing Definition



Figure 6-4. DSI HS Mode Receiver Timing Definitions



Figure 6-5. SN65DSI84 Flatlink Timing Definitions



# 7 Detailed Description

# 7.1 Overview

The SN65DSI84 DSI to FlatLink bridge features a single0channel MIPI D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI DSI 18bpp RGB666 and 240bpp RG888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHx to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS interface with four data lanes per link.

# 7.2 Functional Block Diagram





### 7.3 Feature Description

### 7.3.1 Clock Configurations and Multipliers

The FlatLink<sup>™</sup> LVDS clock may be derived from the DSI channel A clock, or from an external reference clock source. When the MIPI® D-PHY channel A HS clock is used as the LVDS clock source, the D-PHY clock lane must operate in HS free-running (continuous) mode; this feature eliminates the need for an external reference clock reducing system costs

The reference clock source is selected by HS\_CLK\_SRC (CSR 0x0A.0) programmed through the local I<sup>2</sup>C interface. If an external reference clock is selected, it is multiplied by the factor in REFCLK\_MULTIPLIER (CSR 0x0B.1:0) to generate the FlatLink<sup>™</sup> LVDS output clock. When an external reference clock is selected, it must be between 25 MHz and 154 MHz. If the DSI channel A clock is selected, it is divided by the factor in DSI\_CLK\_DIVIDER (CSR 0x0B.7:3) to generate the FlatLink<sup>™</sup> LVDS output clock. Additionally, LVDS\_CLK\_RANGE (CSR 0x0A.3:1) and CH\_DSI\_CLK\_RANGE(CSR 0x12) must be set to the frequency range of the FlatLink<sup>™</sup> LVDS output clock for and DSI Channel A input clock respectively the internal PLL to operate correctly. After these settings are programmed, PLL\_EN (CSR 0x0D.0) must be set to enable the internal PLL.

### 7.3.2 ULPS

The SN65DSI84 supports the MIPI defined ultra-low power state (ULPS). While the device is in the ULPS, the CSR registers are accessible via I2C interface. ULPS sequence should be issued to all active DSI CLK and/or DSI data lanes of the enabled DSI Channels for the SN65DSI84 enter the ULPS. The Following sequence should be followed to enter and exit the ULPS.

- 1. Host issues a ULPS entry sequence to all DSI CLK and data lanes enabled.
- 2. When host is ready to exit the ULPS mode, host issues a ULPS exit sequence to all DSI CLK and data lanes that need to be active in normal operation.
- 3. Wait for a minimum of 3 ms.
- 4. Set the SOFT\_RESET bit (CSR 0x09.0).
- 5. Device resumes normal operation.(i.e video streaming resumes on the panel).

### 7.3.3 LVDS Pattern Generation

The SN65DSI84 supports a pattern generation feature on LVDS Channels. This feature can be used to test the LVDS output path and LVDS panels in a system platform. The pattern generation feature can be enabled by setting the CHA\_TEST\_PATTERN bit at address 0x3C. No DSI data is received while the pattern generation feature is enabled.

There are three modes available for LVDS test pattern generation. The mode of test pattern generation is determined by register configuration as shown in Table 7-1.

Addr. bit	Register Name
0x20.7:0	CHA_ACTIVE_LINE_LENGTH_LOW
0x21.3:0	CHA_ACTIVE_LINE_LENGTH_HIGH
0x24.7:0	CHA_VERTICAL_DISPLAY_SIZE_LOW
0x25.3:0	CHA_VERTICAL_DISPLAY_SIZE_HIGH
0x2C.7:0	CHA_HSYNC_PULSE_WIDTH_LOW
0x2D.1:0	CHA_HSYNC_PULSE_WIDTH_HIGH
0x30.7:0	CHA_VSYNC_PULSE_WIDTH_LOW
0x31.1:0	CHA_VSYNC_PULSE_WIDTH_HIGH
0x34.7:0	CHA_HORIZONTAL_BACK_PORCH
0x36.7:0	CHA_VERTICAL_BACK_PORCH
0x38.7:0	CHA_HORIZONTAL_FRONT_PORCH
0x3A.7:0	CHA_VERTICAL_FRONT_PORCH

Table 7-1. Video Registers



# 7.4 Device Functional Modes

### 7.4.1 Reset Implementation

When EN is de-asserted (low), the SN65DSI84 is in SHUTDOWN or RESET state. In this state, CMOS inputs are ignored, the MIPI® D-PHY inputs are disabled and outputs are high impedance. It is critical to transition the EN input from a low to a high level after the  $V_{CC}$  supply has reached the minimum operating voltage as shown in Figure 7-1. This is achieved by a control signal to the EN input, or by an external capacitor connected between EN and GND.



Figure 7-1. Cold Start V<sub>CC</sub> Ramp up to EN

When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the  $V_{CC}$  supply, where a slower ramp-up results in a larger value external capacitor. See the latest reference schematic for the SN65DSI84 device and, or consider approximately 200 nF capacitor as a reasonable first estimate for the size of the external capacitor.

Both EN implementations are shown in Figure 7-2 and Figure 7-3.



C C SN65DSI84

Figure 7-2. External Capacitor Controlled EN

Figure 7-3. EN Input From Active Controller

### 7.4.2

When the SN65DSI84 is reset while  $V_{CC}$  is high, the EN pin must be held low for at least 10 ms before being asserted high as described in Table 7-2 to be sure that the device is properly reset. The DSI CLK lane MUST be in HS and the DSI data lanes MUST be driven to LP11 while the device is in reset before the EN pin is asserted per the timing described in Table 7-2.

### 7.4.3 Initialization Sequence

Use the following initialization sequence to setup the SN65DSI84. This sequence is required for proper operation of the device. Steps 9 through 11 in the sequence are optional.

Also see to Figure 7-1.

### Table 7-2. Initialization Sequence

INITIALIZATION SEQUENCE NUMBER	INITIALIZATION SEQUENCE DESCRIPTION							
Init seq 1	Power on							
Init seq 2	Init seq 2 After power is applied and stable, the DSI CLK lanes MUST be in HS state and the DSI data lanes MUST be drive to LP11 state							
Init seq 3	nit seq 3 Set EN pin to Low							
Wait 10 ms <sup>(1)</sup>								
Init seq 4	Tie EN pin to High							
Wait 10 ms <sup>(1)</sup>								
Init seq 5 Initialize all CSR registers to their appropriate values based on the implementation (The SN65DSI8x is not functional until the CSR registers are initialized)								
Init seq 6	Set the PLL_EN bit (CSR 0x0D.0)							
Wait 10 ms <sup>(1)</sup>								
Init seq 7	Set the SOFT_RESET bit (CSR 0x09.0)							
Wait 10 ms <sup>(1)</sup>								
Init seq 8	Change DSI data lanes to HS state and start DSI video stream							
Wait 5 ms <sup>(1)</sup>								
Init seq 9	Read back all resisters and confirm they were correctly written							
Init seq 10	Write 0xFF to CSR 0xE5 to clear the error registers							
Wait 1 ms <sup>(1)</sup>								
Init seq 11	Read CSR 0xE5. If CSR 0xE5!= 0x00, then go back to step #2 and re-initialize							

(1) Minimum recommended delay. It is fine to exceed these.

### 7.4.4 LVDS Output Formats

The SN65DSI84 processes DSI packets and produces video data driven to the FlatLink<sup>™</sup> LVDS interface in an industry standard format. Single-Link LVDS and Dual-Link LVDS are supported by the SN65DSI84; when the FlatLink<sup>™</sup> output is implemented in a Dual-Link configuration, channel A carries the odd pixel data, and channel B carries the even pixel data. During conditions such as the default condition, and some video synchronization periods, where no video stream data is passing from the DSI input to the LVDS output, the SN65DSI84 transmits zero value pixel data on the LVDS outputs while maintaining transmission of the vertical sync and horizontal sync status.

Figure 7-4 illustrates a Single-Link LVDS 18bpp application.

Figure 7-5 illustrates a Dual-Link 24 bpp application using Format 2, controlled by CHA\_24BPP\_FORMAT1 (CSR 0x18.1) and CHB\_24BPP\_FORMAT1 (CSR 0x18.0). In data Format 2, the two MSB per color are transferred on the Y3P/N LVDS lane.

Figure 7-6 illustrates a 24 bpp Single-Link application using Format 1. In data Format 1, the two LSB per color are transferred on the Y3P/N LVDS lane.

Figure 7-7 illustrates a Single-Link LVDS application where 24 bpp data is received from DSI and converted to 18 bpp data for transmission to an 18 bpp panel. This application is configured by setting CHA\_24BPP\_FORMAT1 (CSR 0x18.1) to '1' and CHA\_24BPP\_MODE (CSR 0x18.3) to '0'. In this configuration, the SN65DSI84 will not transmit the 2 LSB per color since the Y3P/N LVDS lane is disabled.

### Note

Note: Figure 7-4, Figure 7-5, Figure 7-6, and Figure 7-7 only illustrate a few example applications for the SN65DSI84. Other applications are also supported.



DE = Data Enable; Channel B Clock, Channel B Data, and A\_Y3P/N are Output Low



# Figure 7-4. Flatlink Output Data; Single-Link 18 Bpp

DE = Data Enable; (o) = Odd Pixels; (e) = Even Pixels







Figure 7-6. Flatlink Output Data (Format 1); Single-Link 24 Bpp





DE = Data Enable; Channel B Clock, Channel B Data, and A\_Y3P/N a re Output Low; Channel B Clock, Channel B Data, and A\_Y3P/N are Output Low

Figure 7-7. Flatlink Output Data (Format 1); 24-Bpp to Single-Link 18-Bpp Conversion



### 7.4.5 DSI Lane Merging

The SN65DSI84 supports four DSI data lanes per input channel, and may be configured to support one, two, or three DSI data lanes per channel. Unused DSI input pins on the SN65DSI84 should be left unconnected or driven to LP11 state. The bytes received from the data lanes are merged in HS mode to form packets that carry the video stream. DSI data lanes are bit and byte aligned.

Figure 7-8 illustrates the lane merging function for each channel; 4-Lane, 3-Lane, and 2-Lane modes are illustrated

HS BYTES TRANSMITTED (n) IS INTEGER MULTIPLE OF 4	HS BYTES TRANSMITTED (n) IS INTEGER MULTIPLE OF 3
LANE 0         SOT         BYTE 0         BYTE 4         BYTE 8         BYTE n-4         EOT           LANE 1         SOT         BYTE 1         BYTE 5         BYTE 9         BYTE n-3         EOT           LANE 2         SOT         BYTE 2         BYTE 6         BYTE 10         BYTE n-2         EOT           LANE 2         SOT         BYTE 3         BYTE 7         BYTE 11         BYTE n-1         EOT	LANE 0     SOT     BYTE 0     BYTE 3     BYTE 6     BYTE n-3     EOT       LANE 1     SOT     BYTE 1     BYTE 4     BYTE 7     BYTE n-2     EOT       LANE 2     SOT     BYTE 2     BYTE 5     BYTE 8     BYTE n-1     EOT
	HS BYTES TRANSMITTED (n) IS 1 LESS THAN INTEGER MULTIPLE OF 3
HS BYTES TRANSMITTED (n) IS 1 LESS THAN INTEGER MULTIPLE OF 4 LANE 0 SOT BYTE 0 BYTE 4 BYTE 8 BYTE n-3 EOT LANE 1 SOT BYTE 1 BYTE 5 BYTE 9 BYTE n-2 EOT LANE 2 SOT BYTE 2 BYTE 6 BYTE 10 BYTE n-1 EOT	LANE 0 SOT BYTE0 BYTE3 BYTE6 BYTE n2 EOT LANE 1 SOT BYTE 1 BYTE 4 BYTE 7 BYTE n-1 EOT LANE 2 SOT BYTE2 BYTE5 BYTE8 EOT
	HS BYTES TRANSMITTED (n) IS 2 LESS THAN INTEGER MULTIPLE OF 3
HS BYTES TRANSMITTED (n) IS 2 LESS THAN INTEGER MULTIPLE OF 4 LANE 0 SOT BYTE 0 BYTE 4 BYTE 8 BYTE n-2 EOT LANE 1 SOT BYTE 1 BYTE 5 BYTE 9 BYTE n-1 EOT	LANE 0 SOT BYTE 0 BYTE 3 BYTE 6 BYTE n-1 EOT LANE 1 SOT BYTE 1 BYTE 4 BYTE 7 EOT LANE 2 SOT BYTE 2 BYTE 5 BYTE 8 EOT
LANE 2 SOT BYTE2 BYTE6 BYTE 10 LANE 3 SOT BYTE 3 BYTE 7 BYTE 11 EOT	3 DSI Data Lane Configuration
HS BYTES TRANSMITTED (n) IS 3 LESS THAN INTEGER MULTIPLE OF 4	HS BYTES TRANSMITTED (n) IS INTEGER MULTIPLE OF 2
LANE 0 SOT BYTE 0 BYTE 4 BYTE 8 BYTE n-1 EOT LANE 1 SOT BYTE 1 BYTE 5 BYTE 9 EOT LANE 2 SOT BYTE 2 BYTE 6 BYTE 10 EOT	LANE 0     SOT     BYTE 0     BYTE 2     BYTE 4     BYTE n-2     EOT       LANE 1     SOT     BYTE 1     BYTE 3     BYTE 5     BYTE n-1     EOT
	HS BYTES TRANSMITTED (n) IS 1 LESS THAN INTEGER MULTIPLE OF 2
4 DSI Data Lane Configuration (default)	LANE 1 $\langle$ SOT $\chi$ BYTE 1 $\chi$ BYTE 3 $\chi$ BYTE 5 $\chi$ $\chi$ EOT $\rangle$

2 DSI Data Lane Configuration

# Figure 7-8. SN65DSI84 DSI Lane Merging Illustration

## 7.4.6 DSI Pixel Stream Packets

The SN65DSI84 processes 18bpp (RGB666) and 24 bpp (RGB888) DSI packets on each channel as shown in Figure 7-9, Figure 7-10, and Figure 7-11.



←	1 Byte	•	•		— 2 By	ytes		<b></b>	←	- 1 By	te →	•			WOR	D COUN	T Bytes	; -		<b></b>	•		2 By	tes -		<b>→</b>
		WORD COUNT ECC 18 bpp Loosely Packed Pixel Stream (Variable Size Payload) CRC CHECKS										KSUM														
¢	← 1 Byte →																									
01		7 P5		2	7		2 80	7 85		2 80	7 P5		2	7		2 B0	7 85		2 R0	7 P5		2	7		2	7 85
	R0       R5       G0       G5       B0       B5       R0       R5       G0       G5       B0       B5       R0       R6       G0       G5       G0       G5       B0       B5       R6       B1       B1 <th< th=""><th>s</th></th<>										s															
•	Variable Size Payload (Three Pixels Per Nine Bytes of Payload) — — — — — — — — — — — — — — — — — — —																									

← 1 Byte → ← 2 Bytes → ← 1 Byte → ← WORD COUNT Bytes → ↓ 2 Bytes →



Figure 7-10. 18-Bpp (Tightly Packed) DSI Packet Structure



← 1 Byte	$\rightarrow$	4 2 By	rtes	1 Byte	•	WORD COUNT Byte	s — — •	2 By	rtes		
<b>DATA TYPE (0x3E)</b>	VIRTUAL CHANNEL	WORD	COUNT	ECC	24 bpp Packed Pixel Stream (Variable Size Payload)						
← 1 Byte		─ Packet He		→ → 1 Byte →	•	Packet Payload ← 1 Byte →		→ Packet → 1 Byte →	•		
0 R0	7 R7	0 7 G0 G7		0 7 R0 R7	0 7 G0 G7	0 7 B0 B7	0 7 R0 R7	0 7 G0 G7	0 7 B0 B7		
8-bits RED		8-bits GREEN	8-bits BLUE	8-bits RED	8-bits GREEN	8-bits BLUE	8-bits RED	8-bits GREEN	8-bits BLUE		
•	First Pixel in Packet Second Pixel in Packet Third Pixel in Packet										
<b>↓</b>			Variable	Size Payload (Th	ree Pixels Per Nin	e Bytes of Payloa	ad)				

Figure 7-11. 24-Bpp DSI Packet Structure

### 7.4.7 DSI Video Transmission Specifications

The SN65DSI84 supports burst video mode and non-burst video mode with sync events or with sync pulses packet transmission as described in the DSI specification. The burst mode supports time-compressed pixel stream packets that leave added time per scan line for power savings LP mode. The SN65DSI84 requires a transition to LP mode once per frame to enable PHY synchronization with the DSI host processor; however, for a robust and low-power implementation, the transition to LP mode is recommended on every video line.

Figure 7-12 illustrates the DSI video transmission applied to SN65DSI84 applications. In all applications, the LVDS output rate must be less than or equal to the DSI input rate. The first line of a video frame shall start with a VSS packet, and all other lines start with VSE or HSS. The position of the synchronization packets in time is of utmost importance since this has a direct impact on the visual performance of the display panel; that is, these packets generate the HS and VS (horizontal and vertical sync) signals on the LVDS interface after the delay programmed into CHA\_SYNC\_DELAY\_LOW/HIGH (CSR 0x28.7:0 and 0x29.3:0).

As required in the DSI specification, the SN65DSI84 requires that pixel stream packets contain an integer number of pixels (i.e. end on a pixel boundary); it is recommended to transmit an entire scan line on one pixel stream packet. When a scan line is broken in to multiple packets, inter-packet latency shall be considered such that the video pipeline (ie. pixel queue or partial line buffer) does not run empty (i.e. under-run); during scan line processing, if the pixel queue runs empty, the SN65DSI84 transmits zero data (18'b0 or 24'b0) on the LVDS interface.

### Note

When the HS clock is used as a source for the LVDS pixel clock, the LP mode transitions apply only to the data lanes, and the DSI clock lane remains in the HS mode during the entire video transmission.

The DSI84 does not support the DSI Virtual Channel capability or reverse direction (peripheral to processor) transmissions.



# SLLSEC2H – SEPTEMBER 2012 – REVISED OCTOBER 2020



\* VSS and HSS packets are required for DSI Channel B, although LVDS video sync signals are derived from DSI Channel A VSS and HSS packets



(1) The assertion of HS is delayed  $(t_{\text{PD}})$  by a programmable number of pixel clocks from the last bit of VSS/HSS packet received on DSI. The HS pulse width  $(t_{W(\text{HS})})$  is also programmable. The illustration shows HS active low.

(2) VS is signaled for a programmable number of lines ( $t_{LINE}$ ) and is asserted when HS is asserted for the first line of the frame . VS is de -asserted when HS is asserted after the number of lines programmed has been reached. The illustration shows VS active low

(3) DE is asserted when active pixel data is transmitted on LVDS, and polarity is set independent to HS/VS. The illustration shows DE active high

(4) After the last pixel in an active line is output to LVDS, the LVDS data is output zero

LEGEND	
vss	DSI Sync Event Packet: V Sync Start
нѕѕ	DSI Sync Event Packet: H Sync Start
RGB	A sequence of DSI Pixel Stream Packets and Null Packets
NOP/LP	DSI Null Packet,Blanking Packet,or a transition to LP Mode

### Figure 7-12. DSI Channel Transmission and Transfer Function

### 7.4.8 Operating Modes

The SN65DSI84 can be configured for several different operating modes via LVDS\_LINK\_CFG (CSR 0x18.4), LEFT\_RIGHT\_PIXELS (CSR 0x10.7), and DSI\_CHANNEL\_MODE (CSR 0x10.6:5). These modes are summarized in Table 7-3. In each of the modes, video data can be 18 bpp or 24 bpp.

### Table 7-3. SN65DSI84 Operating Modes

MODE	CSR 0x18.4 LVDS_LINK_CFG	DESCRIPTION
Single DSI Input to Single-Link LVDS	1	Single DSI Input on Channel A to Single-Link LVDS output on Channel A.
Single DSI Input to Dual-Link LVDS	0	Single DSI Input on Channel A to Dual-Link LVDS output with Odd pixels on Channel A and Even pixels on Channel B.



# 7.5 Programming

# 7.5.1 Local I<sup>2</sup>C Interface Overview

The SN65DSI84 local I<sup>2</sup>C interface is enabled when EN is input high, access to the CSR registers is supported during ultra-low power state (ULPS). The SCL and SDA terminals are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively. The SN65DSI84 I<sup>2</sup>C interface conforms to the two-wire serial interface defined by the I<sup>2</sup>C Bus Specification, Version 2.1 (January 2000), and supports fast mode transfers up to 400 kbps.

The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for SN65DSI84 is factory preset to 010110X with the least significant bit being determined by the ADDR control input. Table 7-4 clarifies the SN65DSI84 target address.

### Table 7-4. SN65DSI84 I<sup>2</sup>C Target Address Description <sup>(1)</sup> <sup>(2)</sup>

SN65DSI84 I2C TARGET ADDRESS							
BIT 7 (MSB) BIT 6 BIT 5		BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (W/R)	
0	1	0	1	1	0	ADDR	0/1

(1) When ADDR=1, Address Cycle is 0x5A (Write) and 0x5B (Read)

(2) When ADDR=0, Address Cycle is 0x58 (Write) and 0x59 (Read)

The following procedure is followed to write to the SN65DSI84 I<sup>2</sup>C registers.

- 1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSI84 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The SN65DSI84 acknowledges the address cycle.
- 3. The master presents the sub-address (I2C register within SN65DSI84) to be written, consisting of one byte of data, MSB-first.
- 4. The SN65DSI84 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the  $I^2C$  register.
- 6. The SN65DSI84 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SN65DSI84.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure is followed to read the SN65DSI84 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the SN65DSI84 7-bit address and a one-value "W/R" bit to indicate a read cycle.
- 2. The SN65DSI84 acknowledges the address cycle.
- The SN65DSI84 transmit the contents of the memory registers MSB-first starting at register 00h. If a write to the SN65DSI84 I2C register occurred prior to the read, then the SN65DSI84 will start at the sub-address specified in the write.
- 4. The SN65DSI84 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I2C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the SN65DSI84 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

The following procedure is followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSI84 7-bit address and a zero-value "W/R" bit to indicate a write cycle
- 2. The SN65DSI84 acknowledges the address cycle.
- The master presents the sub-address (I<sup>2</sup>C register within SN65DSI84) to be written, consisting of one byte of data, MSB-first.
- 4. The SN65DSI84 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).



# 7.6 Register Maps

### 7.6.1 Control and Status Registers Overview

Many of the SN65DSI84 functions are controlled by the Control and Status Registers (CSR). All CSR registers are accessible through the local I<sup>2</sup>C interface.

See the following tables for the SN65DSI84 CSR descriptions. Reserved or undefined bit fields should not be modified. Otherwise, the device may operate incorrectly.

### Table 7-5. CSR Bit Field Definitions – ID Registers

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS <sup>(1)</sup>
0x00 – 0x08	7:0	Reserved Addresses 0x08 - 0x00 = {0x01, 0x20, 0x20, 0x20, 0x44, 0x53, 0x49, 0x38, 0x35}	Reserved	RO

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
0x09	0	SOFT_RESET This bit automatically clears when set to '1' and returns zeros when read. This bit must be set after the CSR's are updated. This bit must also be set after making any changes to the DIS clock rate or after changing between DSI burst and non-burst modes. 0 – No action (default) 1 – Reset device to default condition excluding the CSR bits.	0	WO
	7	PLL_EN_STAT 0 – PLL not enabled (default) 1 – PLL enabled Note: After PLL_EN_STAT = 1, wait at least 3ms for PLL to lock.	0	RO
0x0A	3:1	$eq:linear_line$	101	RW
	0	HS_CLK_SRC 0 – LVDS pixel clock derived from input REFCLK (default) 1 – LVDS pixel clock derived from MIPI D-PHY channel A HS continuous clock	0	RW

#### Table 7-6. CSR Bit Field Definitions – Reset and Clock Registers \_\_\_\_



ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
0x0B	7:3	DSI_CLK_DIVIDER When CSR 0x0A.0 = '1', this field controls the divider used to generate the LVDS output clock from the MIPI D-PHY Channel A HS continuous clock. When CSR 0x0A.0 = '0', this field must be programmed to 00000. 00000 - LVDS clock = source clock (default) 00001 - Divide by 2 00010 - Divide by 3 00011 - Divide by 4 • • 10111 - Divide by 24 11000 - Divide by 25 11001 through 11111 - Reserved	00000	RW
	1:0	REFCLK_MULTIPLIER When CSR 0x0A.0 = '0', this field controls the multiplier used to generate the LVDS output clock from the input REFCLK. When CSR 0x0A.0 = '1', this field must be programmed to 00. 00 – LVDS clock = source clock (default) 01 – Multiply by 2 10 – Multiply by 3 11 – Multiply by 4	00	RW
0x0D	0	PLL_EN When this bit is set, the PLL is enabled with the settings programmed into CSR 0x0A and CSR 0x0B. The PLL should be disabled before changing any of the settings in CSR 0x0A and CSR 0x0B. The input clock source must be active and stable before the PLL is enabled. 0 – PLL disabled (default) 1 – PLL enabled	0	RW

### Table 7-6. CSR Bit Field Definitions – Reset and Clock Registers (continued)

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)

### Table 7-7. CSR Bit Field Definitions – DSI Registers

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
	7	Reserved - Do not write to this field. Must remain at default.	0	RW
	6:5	Reserved - Do not write to this field. Must remain at default.	01	RW
0x10	4:3	CHA_DSI_LANES This field controls the number of lanes that are enabled for DSI Channel A. 00 – Four lanes are enabled 01 – Three lanes are enabled 10 – Two lanes are enabled 11 – One lane is enabled (default) Note: Unused DSI input pins on the SN65DSI84 should be left unconnected.	11	RW
	0	SOT_ERR_TOL_DIS 0 – Single bit errors are tolerated for the start of transaction SoT leader sequence (default) 1 – No SoT bit errors are tolerated	0	RW
0x11	7:6	CHA_DSI_DATA_EQ This field controls the equalization for the DSI Channel A Data Lanes 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization	00	RW
	3:2	CHA_DSI_CLK_EQ This field controls the equalization for the DSI Channel A Clock 00 – No equalization (default) 01 – 1 dB equalization 10 – Reserved 11 – 2 dB equalization	00	RW



ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)	
0x12	7:0	CHA_DSI_CLK_RANGE This field specifies the DSI Clock frequency range in 5 MHz increments for the DSI Channel A Clock 0x00 through $0x07 - Reserved0x08 - 40 \le frequency < 45 MHz0x09 - 45 \le frequency < 50 MHz•••••••••••••$	0	RW	

### Table 7-7. CSR Bit Field Definitions – DSI Registers (continued)

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)

25





# Table 7-8. CSR Bit Field Definitions – LVDS Registers

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
	7	DE_NEG_POLARITY 0 – DE is positive polarity driven '1' during active pixel transmission on LVDS (default) 1 – DE is negative polarity driven '0' during active pixel transmission on LVDS	0	RW
	6	HS_NEG_POLARITY 0 – HS is positive polarity driven '1' during corresponding sync conditions 1 – HS is negative polarity driven '0' during corresponding sync (default)	1	RW
	5	VS_NEG_POLARITY 0 – VS is positive polarity driven '1' during corresponding sync conditions 1 – VS is negative polarity driven '0' during corresponding sync (default)	1	RW
		LVDS_LINK_CFG		
		0 – LVDS Channel A and Channel B outputs enabled		
	4	When CSR 0x10.6:5 = '00' or '01', the LVDS is in Dual-Link configuration	1	RW
		When CSR 0x10.6:5 = '10', the LVDS is in two Single-Link configuration		
		1 – LVDS Single-Link configuration; Channel A output enabled and Channel B output disabled (default)		
0x18	3	CHA_24BPP_MODE 0 – Force 18bpp; LVDS channel A lane 4 (A_Y3P/N) is disabled (default) 1 – Force 24bpp; LVDS channel A lane 4 (B_Y3P/N) is enabled	0	RW
	2	CHB_24BPP_MODE 0 – Force 18bpp; LVDS channel B lane 4 (A_Y3P/N) is disabled (default) 1 – Force 24bpp; LVDS channel B lane 4 (B_Y3P/N) is enabled	0	RW
	1	CHA_24BPP_FORMAT1 This field selects the 24bpp data format 0 – LVDS channel A lane A_Y3P/N transmits the 2 most significant bits (MSB) per color; Format 2 (default) 1 – LVDS channel B lane A_Y3P/N transmits the 2 least significant bits (LSB) per color; Format 1 Note1: This field must be '0' when 18bpp data is received from DSI. Note2: If this field is set to '1' and CHA_24BPP_MODE is '0', the SN65DSI84 will convert 24bpp data to 18bpp data for transmission to an 18bpp panel. In this configuration, the SN65DSI84 will not transmit the 2 LSB per color on LVDS channel A, since LVDS channel A lane A_Y3P/N is disabled.	0	RW
	0	CHB_24BPP_FORMAT1 This field selects the 24bpp data format 0 – LVDS channel B lane B_Y3P/N transmits the 2 most significant bits (MSB) per color; Format 2 (default) 1 – LVDS channel B lane B_Y3P/N transmits the 2 least significant bits (LSB) per color; Format 1 Note1: This field must be '0' when 18bpp data is received from DSI. Note2: If this field is set to '1' and CHB_24BPP_MODE is '0', the SN65DSI84 will convert 24bpp data to 18bpp data for transmission to an 18bpp panel. In this configuration, the SN65DSI84 will not transmit the 2 LSB per color on LVDS channel B, since LVDS channel B lane B_Y3P/Nis disabled.	0	RW



ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
0x19	6	CHA_LVDS_VOCM This field controls the common mode output voltage for LVDS Channel A 0 - 1.2V (default) $1 - 0.9V$ (CSR 0x1B.5:4 CHA_LVDS_CM_ADJUST must be set to '01b')	0	RW
	4	CHB_LVDS_VOCM This field controls the common mode output voltage for LVDS Channel B 0 – 1.2V (default) 1 – 0.9V (CSR 0x1B.1:0 CHB_LVDS_CM_ADJUST must be set to '01b')	0	RW
	3:2	CHA_LVDS_VOD_SWING This field controls the differential output voltage for LVDS Channel A. See the <i>Electrical Characteristics table</i> for $ V_{OD} $ for each setting: 00, 01 (default), 10, 11.	01	RW
	1:0	$\label{eq:chb_lvds_vdb_system} \begin{array}{l} \mbox{CHB_LVDS_VOD_SWING} \\ \mbox{This field controls the differential output voltage for LVDS Channel B. See} \\ \mbox{the $Electrical Characteristics table} for  V_{OD}  for each setting: \\ \mbox{00, 01 (default), 10, 11.} \end{array}$	01	RW

### Table 7-8. CSR Bit Field Definitions – LVDS Registers (continued)



www.ti.com

Table 7-8. CSR Bit Field Definitions – LVDS Registers (continued)						
ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)		
	6	EVEN_ODD_SWAP 0 – Odd pixels routed to LVDS Channel A and Even pixels routed to LVDS Channel B (default) 1 – Odd pixels routed to LVDS Channel B and Even pixels routed to LVDS Channel A Note: When the SN65DSI84 is in two stream mode (CSR 0x10.6:5 = '10'), setting this bit to '1' will cause the video stream from DSI Channel A to be routed to LVDS Channel B and the video stream from DSI Channel B to be routed to LVDS Channel A.	0	RW		
	5	CHA_REVERSE_LVDS This bit controls the order of the LVDS pins for Channel A. 0 – Normal LVDS Channel A pin order. LVDS Channel A pin order is the same as listed in the Terminal Assignments Section. (default) 1 – Reversed LVDS Channel A pin order. LVDS Channel A pin order is remapped as follows: • A_Y0P $\rightarrow$ A_Y3P • A_Y0N $\rightarrow$ A_Y3P • A_Y1P $\rightarrow$ A_CLKP • A_Y1P $\rightarrow$ A_CLKN • A_Y2P $\rightarrow$ A_Y2P • A_Y2N $\rightarrow$ A_Y2P • A_Y2N $\rightarrow$ A_Y2P • A_Y2N $\rightarrow$ A_Y2P • A_Y2N $\rightarrow$ A_Y2N • A_CLKP $\rightarrow$ A_Y1P • A_CLKN $\rightarrow$ A_Y1N • A_Y3P $\rightarrow$ A_Y0P • A_Y3N $\rightarrow$ A_Y0N	0	RW		
0x1A	4	$\begin{array}{l} \label{eq:charge} CHB_REVERSE\_LVDS\\ This bit controls the order of the LVDS pins for Channel B.\\ 0-Normal LVDS Channel B pin order. LVDS Channel B pin order is the same as listed in the Terminal Assignments Section. (default)\\ 1-Reversed LVDS Channel B pin order. LVDS Channel B pin order is remapped as follows:\\ & B_Y0P \rightarrow B_Y3P\\ & B_Y0N \rightarrow B_Y3N\\ & B_Y1P \rightarrow B_CLKP\\ & B_Y1P \rightarrow B_CLKP\\ & B_Y2P \rightarrow B_Y2P\\ & B_Y2P \rightarrow B_Y2P\\ & B_Y2N \rightarrow B_Y2N\\ & B_CLKP \rightarrow B_Y1P\\ & B_CLKP \rightarrow B_Y1P\\ & B_CLKN \rightarrow B_Y1N\\ & B_Y3P \rightarrow B_Y0P\\ & B_Y3N \rightarrow B_Y0N\\ \end{array}$	0	RW		
	1	CHA_LVDS_TERM This bit controls the near end differential termination for LVDS Channel A. This bit also affects the output voltage for LVDS Channel A. $0 - 100\Omega$ differential termination $1 - 200\Omega$ differential termination (default)	1	RW		
	0	CHB_LVDS_TERM This bit controls the near end differential termination for LVDS Channel B. This bit also affects the output voltage for LVDS Channel B. $0 - 100\Omega$ differential termination $1 - 200\Omega$ differential termination (default)	1	RW		



# Table 7-8. CSR Bit Field Definitions – LVDS Registers (continued)

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
0x1B	5:4	CHA_LVDS_CM_ADJUST This field can be used to adjust the common mode output voltage for LVDS Channel A. 00 – No change to common mode voltage (default) 01 – Adjust common mode voltage down 3% 10 – Adjust common mode voltage up 3% 11 – Adjust common mode voltage up 6%	00	RW
UXIB	1:0	CHB_LVDS_CM_ADJUST This field can be used to adjust the common mode output voltage for LVDS Channel B. 00 – No change to common mode voltage (default) 01 – Adjust common mode voltage down 3% 10 – Adjust common mode voltage up 3% 11 – Adjust common mode voltage up 6%	00	RW

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)

Note for all video registers:

1. TEST PATTERN GENERATION PURPOSE ONLY registers are for test pattern generation use only. Others are for normal operation unless the test pattern generation feature is enabled.

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS <sup>(1)</sup>
0x20	7:0	CHA_ACTIVE_LINE_LENGTH_LOW This field controls the length in pixels of the active horizontal line line that are received on DSI Channel A and output to LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the lower 8 bits of the 12-bit value for the horizontal line length.	0	RW
0x21	3:0	CHA_ACTIVE_LINE_LENGTH_HIGH This field controls the length in pixels of the active horizontal line that are received on DSI Channel A and output to LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the upper 4 bits of the 12-bit value for the horizontal line length.	0	RW
0x24	7:0	CHA_VERTICAL_DISPLAY_SIZE_LOW TEST PATTERN GENERATION PURPOSE ONLY. This field controls the vertical display size in lines for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0. The value in this field is the lower 8 bits of the 12-bit value for the vertical display size.	0	RW
0x25	3:0	CHA_VERTICAL_DISPLAY_SIZE_HIGH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the vertical display size in lines for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the upper 4 bits of the 12-bit value for the vertical display size	0	RW
0x28	7:0	CHA_SYNC_DELAY_LOW This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI84. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the lower 8 bits of the 12-bit value for the Sync delay.	0	RW
0x29	3:0	CHA_SYNC_DELAY_HIGH This field controls the delay in pixel clocks from when an HSync or VSync is received on the DSI to when it is transmitted on the LVDS interface for Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The delay specified by this field is in addition to the pipeline and synchronization delays in the SN65DSI84. The additional delay is approximately 10 pixel clocks. The Sync delay must be programmed to at least 32 pixel clocks to ensure proper operation. The value in this field is the upper 4 bits of the 12-bit value for the Sync delay.	0	RW
0x2C	7:0	CHA_HSYNC_PULSE_WIDTH_LOW This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the lower 8 bits of the 10-bit value for the HSync Pulse Width.	0	RW
0x2D	1:0	CHA_HSYNC_PULSE_WIDTH_HIGH This field controls the width in pixel clocks of the HSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the upper 2 bits of the 10-bit value for the HSync Pulse Width.	0	RW

### Table 7-9. CSR Bit Field Definitions – Video Registers



Table 7-9. CSR Bit Field Definitions – Video Registers (continued)						
ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS <sup>(1)</sup>		
0x30	7:0	CHA_VSYNC_PULSE_WIDTH_LOW This field controls the length in lines of the VSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the lower 8 bits of the 10-bit value for the VSync Pulse Width.	0	RW		
0x31	1:0	CHA_VSYNC_PULSE_WIDTH_HIGH This field controls the length in lines of the VSync Pulse Width for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0). The value in this field is the upper 2 bits of the 10-bit value for the VSync Pulse Width.	0	RW		
0x34	7:0	CHA_HORIZONTAL_BACK_PORCH This field controls the time in pixel clocks between the end of the HSync Pulse and the start of the active video data for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0).	0	RW		
0x36	7:0	CHA_VERTICAL_BACK_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the VSync Pulse and the start of the active video data for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0).	0	RW		
0x38	7:0	CHA_HORIZONTAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the time in pixel clocks between the end of the active video data and the start of the HSync Pulse for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0).	0	RW		
0x3A	7:0	CHA_VERTICAL_FRONT_PORCH TEST PATTERN GENERATION PURPOSE ONLY. This field controls the number of lines between the end of the active video data and the start of the VSync Pulse for LVDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0).	0	RW		
0x3C	4	CHA_TEST_PATTERN TEST PATTERN GENERATION PURPOSE ONLY. When this bit is set, the SN65DSI84 will generate a video test pattern based on the values programmed into the Video Registers for LDS Channel A in single LVDS Channel mode(CSR 0x18.4=1), Channel A and B in dual LVDS Channel mode(CSR 0x18.4=0).	0	RW		

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)



SN65DSI84 SLLSEC2H – SEPTEMBER 2012 – REVISED OCTOBER 2020

### Table 7-10. CSR Bit Field Definitions – IRQ Registers

ADDRESS	BIT(S)	DESCRIPTION	DEFAULT	ACCESS (1)
0xE0	0	IRQ_EN When enabled by this field, the IRQ output is driven high to communicate IRQ events. 0 – IRQ output is high-impedance (default) 1 – IRQ output is driven high when a bit is set in registers 0xE5 that also has the corresponding IRQ_EN bit set to enable the interrupt condition	0	RW
0xE1	7	CHA_SYNCH_ERR_EN 0 – CHA_SYNCH_ERR is masked 1 – CHA_SYNCH_ERR is enabled to generate IRQ events	0	RW
	6	CHA_CRC_ERR_EN 0 – CHA_CRC_ERR is masked 1 – CHA_CRC_ERR is enabled to generate IRQ events	0	RW
	5	CHA_UNC_ECC_ERR_EN 0 – CHA_UNC_ECC_ERR is masked 1 – CHA_UNC_ECC_ERR is enabled to generate IRQ events	0	RW
	4	CHA_COR_ECC_ERR_EN 0 – CHA_COR_ECC_ERR is masked 1 – CHA_COR_ECC_ERR is enabled to generate IRQ events	0	RW
	3	CHA_LLP_ERR_EN 0 – CHA_LLP_ERR is masked 1 – CHA_LLP_ERR is enabled to generate IRQ events	0	RW
	2	CHA_SOT_BIT_ERR_EN 0 – CHA_SOT_BIT_ERR is masked 1 – CHA_SOT_BIT_ERR is enabled to generate IRQ events	0	RW
	0	PLL_UNLOCK_EN 0 – PLL_UNLOCK is masked 1 – PLL_UNLOCK is enabled to generate IRQ events	0	RW
0xE5	7	CHA_SYNCH_ERR When the DSI channel A packet processor detects an HS or VS synchronization error, that is, an unexpected sync packet; this bit is set; this bit is cleared by writing a '1' value.	0	RW1C
	6	CHA_CRC_ERR When the DSI channel A packet processor detects a data stream CRC error, this bit is set; this bit is cleared by writing a '1' value.	0	RW1C
	5	CHA_UNC_ECC_ERR When the DSI channel A packet processor detects an uncorrectable ECC error, this bit is set; this bit is cleared by writing a '1' value.	0	RW1C
	4	CHA_COR_ECC_ERR When the DSI channel A packet processor detects a correctable ECC error, this bit is set; this bit is cleared by writing a '1' value.	0	RW1C
	3	CHA_LLP_ERR When the DSI channel A packet processor detects a low level protocol error, this bit is set; this bit is cleared by writing a '1' value. Low level protocol errors include SoT and EoT sync errors, Escape Mode entry command errors, LP transmission sync errors, and false control errors. Lane merge errors are reported by this status condition.	0	RW1C
	2	CHA_SOT_BIT_ERR When the DSI channel A packet processor detects an SoT leader sequence bit error, this bit is set; this bit is cleared by writing a '1' value.	0	RW1C
	0	PLL_UNLOCK This bit is set whenever the PLL Lock status transitions from LOCK to UNLOCK.	1	RW1C

(1) RO = Read Only; RW = Read/Write; RW1C = Read/Write '1' to Clear; WO = Write Only (reads return undetermined values)



# 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The SN65DSI84 device is primarily targeted for portable applications such as tablets and smart phones that utilize the MIPI DSI video format. The SN65DSI84 device can be used between a GPU with DSI output and a video panel with LVDS inputs

### 8.1.1 Video Stop and Restart Sequence

When the system requires to stop outputting video to the display, it is recommended to use the following sequence for the SN65DSI84:

- 1. Clear the PLL\_EN bit to 0 (CSR 0x0D.0)
- 2. Stop video streaming on DSI inputs
- 3. Drive all DSI data lanes to LP11, but keep the DSI CLK lanes in HS.

When the system is ready to restart the video streaming.

- 1. Start video streaming on DSI inputs.
- 2. Set the PLL\_EN bit to 1(CSR 0x0D.0).
- 3. Wait for a minimum of 3 ms.
- 4. Set the SOFT\_RESET bit(0x09.0).

### 8.1.2 Reverse LVDS Pin Order Option

For ease of PCB routing, the SN65DSI84 supports swapping/reversing the channel or pin order via configuration register programming. The order of the LVDS pin for LVDS Channel A or Channel B can be reversed by setting the address 0x1A bit 5 CHA\_REVERSE\_LVDS or bit 4 CHB\_REVERSE\_LVDS. The LVDS Channel A and Channel B can be swapped by setting the 0x1A.6 EVEN\_ODD\_SWAP bit. See the corresponding register bit definition for details.

### 8.1.3 IRQ Usage

The SN65DSI84 provides an IRQ pin that can be used to indicate when certain errors occur on DSI. The IRQ output is enabled through the IRQ\_EN bit (CSR 0xE0.0). The IRQ pin will be asserted when an error occurs on DSI, the corresponding error enable bit is set, and the IRQ\_EN bit is set. An error is cleared by writing a '1' to the corresponding error status bit.

#### Note

If the SOFT\_RESET bit is set while the DSI video stream is active, some of the error status bits may be set.

If the DSI video stream is stopped, some of the error status bits may be set. These error status bits should be cleared before restarting the video stream.

If the DSI video stream starts before the device is configured, some of the error status bits may be set. It is recommended to start streaming after the device is correctly configured as recommended in the initialization sequence in the *Section 7.4.3* section.

### 8.2 Typical Application

Figure 8-1 illustrates a typical application using the SN65DSI84 for a single channel DSI receiver to interface a single-channel DSI application processor to an LVDS Dual-Link 18 bit-per-pixel panel supporting 1920 x 1200 WUXGA resolutions at 60 frames per second.







# 8.2.1 Design Requirements

For the 1920 x 1200 WUXGA 18-bpp Panel typical application design parameters, see Table 8-1.

DESIGN PARAMETER	EXAMPLE VALUE
VCC	1.8V (±5%)
CLOCK	DSIA_CLK
REFCKL Frequency	N/A
DSIA Clock Frequency	490 MHz
PANEL INFORMATION	
LVDS Output Clock Frequency	81 MHz
Resolution	1920 x 1200
Horizontal Active (pixels)	960
Horizontal Blanking (pixels)	144
Vertical Active (lines)	1200
Vertical Blanking (lines)	20
Horizontal Sync Offset (pixels)	50
Horizontal Sync Pulse Width (pixels)	50
Vertical Sync Offset (lines)	1
Vertical Sync Pulse Width (lines)	5
Horizontal Sync Pulse Polarity	Negative
Vertical Sync Pulse Polarity	Negative
Color Bit Depth (6bpc or 8bpc)	6-bit
Number of LVDS Lanes	2 X [3 Data Lanes + 1 Clock Lane]
DSI INFORMATION	1
Number of DSI Lanes	1 X [4 Data Lanes + 1 Clock Lane]

### Table 8-1. Design Parameters



Table 8-1. Design Parameters (continued)

DESIGN PARAMETER	EXAMPLE VALUE	
DSI Input Clock Frequency	490MHz	
Dual DSI Configuration(Odd/Even or Left/Right)	N/A	

### 8.2.2 Detailed Design Procedure

The video resolution parameters required by the panel need to be programmed into the SN65DSI84. For this example, the parameters programmed would be the following:

Horizontal active = 1920 or 0x780 CHA\_ACTIVE\_LINE\_LENGTH\_LOW = 0X80 CHA\_ACTIVE\_LINE\_LENGTH\_HIGH = 0x07

Horizontal pulse Width = 50 or 0x32 CHA\_HSYNC\_PULSE\_WIDTH\_LOW = 0x32 CHA\_HSYNC\_PULSE\_WIDTH\_HIGH= 0x00

Horizontal back porch = Horizontal blanking – (Horizontal sync offset + Horizontal sync pulse width) Horizontal back porch = 144– (50 + 50) Horizontal back porch = 44 or 0x2C CHA\_HORIZONTAL\_BACK\_PORCH = 0x2C

Vertical pulse width = 5 CHA\_VSYNC\_PULSE\_WIDTH\_LOW = 0x05 CHA\_VSYNC\_PULSE\_WIDTH\_HIGH= 0x00

The pattern generation feature can be enabled by setting the CHA\_TEST\_PATTERN bit at address 0x3C and configuring the following TEST PATTERN GENERATION PURPOSE ONLY registers.

Vertical active = 1200 or 0x4B0 CHA\_VERTICAL\_DISPLAY\_SIZE\_LOW = 0xB0 CHA\_VERTICAL\_DISPLAY\_SIZE\_HIGH = 0x04

 $\label{eq:Vertical back porch = Vertical blanking - (Vertical sync offset +Vertical sync pulse width) \\ Vertical back porch = 20 - (1 + 5) \\ Vertical back porch = 14 or 0x0E \\ CHA_VERTICAL_BACK_PORCH = 0x0E \\ \end{array}$ 

Horizontal front porch = Horizontal sync offset Horizontal front porch = 50 or 0x32 CHA\_HORIZONTAL\_FRONT\_PORCH = 0x32

Vertical front porch = Vertical sync offset Vertical front porch =1 CHA\_VERTICAL\_FRONT\_PORCH = 0x01

In this example, the clock source for the SN65DSI84 is the DSI clock. When the MIPI D-PHY clock is used as the LVDS clock source, it is divided by the factor in DSI\_CLK\_DIVIDER (CSR 0x0B.7:3) to generate the FlatLink LVDS output clock. Additionally, LVDS\_CLK\_RANGE (CSR 0x0A.3:1) and CH\_DSI\_CLK\_RANGE(CSR 0x12) must be set to the frequency range of the FlatLink LVDS output clock and DSI Channel A input clock respectively for the internal PLL to operate correctly. After these settings are programmed, PLL\_EN (CSR 0x0D.0) should be set to enable the internal PLL.

 $\label{eq:LVDS_CLK_RANGE = 010b-62.5 \mbox{ MHz} \le LVDS_CLK < 87.5 \mbox{ MHz} \\ HS_CLK_SRC = 1 - LVDS \mbox{ pixel clock derived from MIPI D-PHY channel A HS continuous clock} \\ DSI_CLK_DIVIDER = 0010b - Divide \mbox{ by } 6 \\ CHA_DSI_LANES = 00 - Four \mbox{ lanes are enabled} \\ CHA_DSI_CLK_RANGE = 0x62 - 490 \mbox{ MHz} \le frequency < 495 \mbox{ MHz} \\ \end{tabular}$ 

### 8.2.2.1 Example Script

This example configures the SN65DSI84 for the following configuration:



<pre><aardvark> <configure gpio="0" i2c="1" pullups="1" spi="1" tpower="1"></configure> <i2c_bitrate khz="100"></i2c_bitrate> </aardvark></pre>
<pre>====SOFTRESET====== <i2c_write 01<="" addr="0x2D" count="1" glt;09="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 0D======= =====PLL_EN(bit 0) - Enable LAST after addr 0A and 0B configured====== <i2c_write 00<="" addr="0x2D" count="1" glt;0d="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 0A====== =====HS CLK_SRC bit0=== =====LVDS_CLK_Range bit 3:1===== <i2c_write 05<="" addr="0x2D" count="1" glt;0a="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
======ADDR 0B======= =====DSI_CLK_DIVIDER bit7:3===== ======RefCLK_multiplier(bit1:0)=========00 - LVDSclk=source clk, 01 - x2, 10 -x3, 11 - x4====== <i2c_write 28<="" addr="0x2D" count="1" glt;0b="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
<pre>======ADDR 10====== =====DSI Ch Confg Left_Right Pixels(bit7 - 0 for A ODD, B EVEN, 1 for the other config)===== =====DSI Ch Mode(bit6:5) 00 - Dual, 01 - single, 10 - two single ====== =====CHA_DSI_Lanes(bit4:3), CHB_DSI_Lanes(bit2:1), 00 - 4, 01 - 3, 10 - 2, 11 - 1 =====SOT_ERR_TOL_DIS(bit0)======= <i2c_write 26<="" addr="0x2D" count="1" glt;10="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 12====== <i2c_write 62<="" addr="0x2D" count="1" glt;12="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 18====== =====bit7: DE Pol, bit6:HS Pol, bit5:VS Pol, bit4: LVDS Link Cfg, bit3:CHA 24bpp, bit2: CHB 24bpp, bit1: CHA 24bpp fmt1, bit0: CHB 24bpp fmt1====== <i2c_write 63<="" addr="0x2D" count="1" glt;18="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 19====== <i2c_write 00<="" addr="0x2D" count="1" glt;19="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 1A====== <i2c_write 03<="" addr="0x2D" count="1" glt;1a="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>=====ADDR 20======= =====CHA_LINE_LENGTH_LOW====================================</pre>
<pre>=====ADDR 21======= =====CHA_LINE_LENGTH_HIGH======== <i2c_write 07<="" addr="0x2D" count="1" glt;21="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
=====ADDR 22====== =====CHB_LINE_LENGTH_LOW========


<pre><i2c_write 00<="" addr="0x2D" count="1" glt;22="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
=====ADDR 23====== =====CHB_LINE_LENGTH_HIGH======= <i2c_write 00<="" addr="0x2D" count="1" glt;23="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 24======= =====CHA_VERTICAL_DISPLAY_SIZE_LOW======== <i2c_write 00<="" addr="0x2D" count="1" glt;24="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 25======= =====CHA_VERTICAL_DISPLAY_SIZE_HIGH======= <i2c_write 00<="" addr="0x2D" count="1" glt;25="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 26====== =====CHB_VERTICAL_DISPLAY_SIZE_LOW======= <i2c_write 00<="" addr="0x2D" count="1" glt;26="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 27====== =====CHB_VERTICAL_DISPLAY_SIZE_HIGH======= <i2c_write 00<="" addr="0x2D" count="1" glt;27="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 28====== =====CHA_SYNC_DELAY_LOW====== <i2c_write 20<="" addr="0x2D" count="1" glt;28="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 29======= =====CHA_SYNC_DELAY_HIGH======== <i2c_write 00<="" addr="0x2D" count="1" glt;29="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 2A======= =====CHB_SYNC_DELAY_LOW======= <i2c_write 00<="" addr="0x2D" count="1" glt;2a="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 2B======= =====CHB_SYNC_DELAY_HIGH======= <i2c_write 00<="" addr="0x2D" count="1" glt;2b="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 2C======= =====CHA_HSYNC_PULSE_WIDTH_LOW======= <i2c_write 32<="" addr="0x2D" count="1" glt;2c="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 2D======= =====CHA_HSYNC_PULSE_WIDTH_HIGH======= <i2c_write_addr="0x2d" 00<="" count="1" glt;2d="" i2c_writeglt;<br="" radix="16"><sleep_ms="10"></sleep_ms="10"></i2c_write_addr="0x2d">
=====ADDR 2E====== =====CHB_HSYNC_PULSE_WIDTH_LOW======= <i2c_write_addr="0x2d" 00<="" count="1" glt;2e="" i2c_writeglt;<br="" radix="16"><sleep_ms="10"></sleep_ms="10"></i2c_write_addr="0x2d">
=====ADDR 2F====== =====CHB_HSYNC_PULSE_WIDTH_HIGH========

Copyright © 2020 Texas Instruments Incorporated

### SN65DSI84 SLLSEC2H – SEPTEMBER 2012 – REVISED OCTOBER 2020



<i2c_write 00<="" addr="0x2D" count="1" glt;2f="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 30====== =====CHA_VSYNC_PULSE_WIDTH_LOW======== <i2c_write 05<="" addr="0x2D" count="1" glt;30="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 31====== =====CHA_VSYNC_PULSE_WIDTH_HIGH======== <i2c_write 00<="" addr="0x2D" count="1" glt;31="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 32====== =====CHB_VSYNC_PULSE_WIDTH_LOW======== <i2c_write_addr="0x2d" 00<="" count="1" glt;32="" i2c_writeglt;<br="" radix="16"><sleep_ms="10"></sleep_ms="10"></i2c_write_addr="0x2d">
======ADDR 33====== =====CHB_VSYNC_PULSE_WIDTH_HIGH======= <i2c_write 00<="" addr="0x2D" count="1" glt;33="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
======ADDR 34======= =====CHA_HOR_BACK_PORCH======= <i2c_write 2c<="" addr="0x2D" count="1" glt;34="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
<pre>=====ADDR 35======= =====CHB_HOR_BACK_PORCH======= <i2c_write 00<="" addr="0x2D" count="1" glt;35="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>======ADDR 36======= ======CHA_VER_BACK_PORCH======= <i2c_write 00<="" addr="0x2D" count="1" glt;36="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
======ADDR 37======= =====CHB_VER_BACK_PORCH======== <i2c_write_addr="0x2d" 00<="" count="1" glt;37="" i2c_writeglt;<br="" radix="16"><sleep_ms="10"></sleep_ms="10"></i2c_write_addr="0x2d">
<pre>======ADDR 38======= =====CHA_HOR_FRONT_PORCH======== <i2c_write_addr="0x2d" 00<="" count="1" glt;38="" i2c_writeglt;<br="" radix="16"><sleep_ms="10"></sleep_ms="10"></i2c_write_addr="0x2d"></pre>
<pre>======ADDR 39======= =====CHB_HOR_FRONT_PORCH======== <i2c_write 00<="" addr="0x2D" count="1" glt;39="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
<pre>======ADDR 3A======= =====CHA_VER_FRONT_PORCH======= <i2c_write 00<="" addr="0x2D" count="1" glt;3a="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write></pre>
======ADDR 3B======= =====CHB_VER_FRONT_PORCH======== <i2c_write 00<="" addr="0x2D" count="1" glt;3b="" i2c_writeglt;<br="" radix="16"><sleep ms="10"></sleep></i2c_write>
=====ADDR 3C====== =====CHA/CHB TEST PATTERN(bit4 CHA, bit0 CHB)========



<i2c\_write addr="0x2D" count="1" radix="16"glt;3C 00</i2c\_writeglt; <sleep ms="10"/>

```
=====ADDR 0D=======
=====PLL_EN(bit 0) - Enable LAST after addr 0A and 0B configured======
<i2c_write addr="0x2D" count="1" radix="16"glt;0D 01</i2c_writeglt;
<sleep ms="10"/>
```

```
====SOFTRESET=======
<i2c_write addr="0x2D" count="1" radix="16"glt;09 00</i2c_writeglt;
<sleep ms="10"/>
```

```
=====Read======
<i2c_read addr="0x2D" count="256" radix="16"glt;00</i2c_readglt;
<sleep ms="10"/>
```

</aardvark>

### 8.2.3 Application Curve

SN65DSI84: SINGLE Channel DSI to DUAL Channel LVDS, 1440 x 900



Figure 8-2. Supply Current vs Temperature



## 9 Power Supply Recommendations

## 9.1 V<sub>CC</sub> Power Supply

Each VCC power supply pin must have a 100-nF capacitor to ground connected as close as possible to the SN65DSI83 device. It is recommended to have one bulk capacitor (1  $\mu$ F to 10  $\mu$ F) on it. It is also recommended to have the pins connected to a solid power plane.

### 9.2 VCORE Power Supply

This pin must have a 100-nF capacitor to ground connected as close as possible to the SN65DSI83 device. It is recommended to have one bulk capacitor (1  $\mu$ F to 10  $\mu$ F) on it. It is also recommended to have the pins connected to a solid power plane.



# 10 Layout

## **10.1 Layout Guidelines**

### 10.1.1 Package Specific

For the ZXH package, to minimize the power supply noise floor, provide good decoupling near the SN65DSI83 device power pins. The use of four ceramic capacitors ( $2 \times 0.1 \ \mu\text{F}$  and  $2 \times 0.01 \ \mu\text{F}$ ) provides good performance. At the least, TI recommends to install one 0.1- $\mu$ F and one 0.01- $\mu$ F capacitor near the SN65DSI83 device. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and device power inputs pins must be minimized. Placing the capacitor underneath the SN65DSI83 device on the bottom of the PCB is often a good choice.

### 10.1.2 Differential Pairs

- Differential pairs must be routed with controlled 100-Ω differential impedance (± 20%) or 50-Ω single-ended impedance (±15%).
- Keep away from other high speed signals
- Keep lengths to within 5 mils of each other.
- Length matching must be near the location of mismatch.
- Each pair must be separated at least by 3 times the signal trace width.
- The use of bends in differential traces must be kept to a minimum. When bends are used, the number of left and right bends must be as equal as possible and the angle of the bend must be ≥ 135 degrees. This arrangement minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of vias must be kept to a minimum. It is recommended to keep the via count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- · Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity and will therefore negatively impact signal performance. If test points are used, they must be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

### 10.1.3 Ground

TI recommends that only one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the SN65DSI83 must be connected to this plane with vias.



## 10.2 Layout Example



this side are LVDS ChB signals.





## 11 Device and Documentation Support

### **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.2 Community Resources**

### 11.3 Trademarks

FlatLink<sup>™</sup> is a trademark of Texas Instruments. MIPI<sup>®</sup> is a registered trademark of Arasan Chip Systems, Inc. All trademarks are the property of their respective owners.

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65DSI84ZXHR	ACTIVE	NFBGA	ZXH	64	2500	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DSI84	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65DSI84 :



www.ti.com

• Automotive : SN65DSI84-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65DSI84ZXHR	NFBGA	ZXH	64	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Mar-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65DSI84ZXHR	NFBGA	ZXH	64	2500	336.6	336.6	31.8

# **ZXH0064A**



# **PACKAGE OUTLINE**

## NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# **ZXH0064A**

# **EXAMPLE BOARD LAYOUT**

## NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



# **ZXH0064A**

# **EXAMPLE STENCIL DESIGN**

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated