

## OptiMOS™ 3 Power-Transistor

### Features


- Fast switching MOSFET for SMPS
- Optimized technology for DC/DC converters
- Qualified according to JEDEC<sup>1)</sup> for target applications
- N-channel, logic level
- Excellent gate charge  $\times R_{DS(on)}$  product (FOM)
- Very low on-resistance  $R_{DS(on)}$
- 100% Avalanche tested
- Pb-free plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

### Product Summary

$V_{DS}$	40	V
$R_{DS(on),max}$	2.2	mΩ
$I_D$	90	A



Type	IPB022N04L G
Package	PG-T0263-3
Marking	022N04L



**Maximum ratings**, at  $T_j=25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$V_{GS}=10\text{ V}, T_C=25^\circ\text{C}$	90	A
		$V_{GS}=10\text{ V}, T_C=100^\circ\text{C}$	90	
		$V_{GS}=4.5\text{ V}, T_C=25^\circ\text{C}$	90	
		$V_{GS}=4.5\text{ V}, T_C=100^\circ\text{C}$	90	
Pulsed drain current <sup>2)</sup>	$I_{D,pulse}$	$T_C=25^\circ\text{C}$	400	
Avalanche current, single pulse <sup>3)</sup>	$I_{AS}$	$T_C=25^\circ\text{C}$	90	
Avalanche energy, single pulse	$E_{AS}$	$I_D=90\text{ A}, R_{GS}=25\Omega$	150	mJ
Gate source voltage	$V_{GS}$		$\pm 20$	V

<sup>1)</sup> J-STD20 and JESD22

**Maximum ratings**, at  $T_j=25\text{ }^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value			Unit
Power dissipation	$P_{\text{tot}}$	$T_C=25\text{ }^\circ\text{C}$	167			W
Operating and storage temperature	$T_j, T_{\text{stg}}$		-55 ... 175			$^\circ\text{C}$
IEC climatic category; DIN IEC 68-1			55/175/56			
Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

### Thermal characteristics

Thermal resistance, junction - case	$R_{\text{thJC}}$		-	-	0.9	K/W
SMD version, device on PCB	$R_{\text{thJA}}$	minimal footprint	-	-	62	
		6 cm <sup>2</sup> cooling area <sup>4)</sup>	-	-	40	

**Electrical characteristics**, at  $T_j=25\text{ }^\circ\text{C}$ , unless otherwise specified

### Static characteristics

Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{ V}, I_D=1\text{ mA}$	40	-	-	V
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_D=95\text{ }\mu\text{A}$	1.2	-	2	
Zero gate voltage drain current	$I_{\text{DSS}}$	$V_{\text{DS}}=40\text{ V}, V_{\text{GS}}=0\text{ V}, T_j=25\text{ }^\circ\text{C}$	-	0.1	1	$\mu\text{A}$
		$V_{\text{DS}}=40\text{ V}, V_{\text{GS}}=0\text{ V}, T_j=125\text{ }^\circ\text{C}$	-	10	100	
Gate-source leakage current	$I_{\text{GSS}}$	$V_{\text{GS}}=20\text{ V}, V_{\text{DS}}=0\text{ V}$	-	10	100	nA
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=4.5\text{ V}, I_D=90\text{ A}$	-	2.3	2.9	$\text{m}\Omega$
		$V_{\text{GS}}=10\text{ V}, I_D=90\text{ A}$	-	1.8	2.2	
Gate resistance	$R_G$		-	1.9	-	$\Omega$
Transconductance	$g_{\text{fs}}$	$ V_{\text{DS}} >2 I_D R_{\text{DS}(\text{on})\text{max}}, I_D=90\text{ A}$	110	220	-	s

<sup>2)</sup> See figure 3 for more detailed information

<sup>3)</sup> See figure 13 for more detailed information

<sup>4)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70  $\mu\text{m}$  thick) copper area for drain connection. PCB is vertical in still air.

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Dynamic characteristics**

Input capacitance	$C_{iss}$	$V_{GS}=0 \text{ V}, V_{DS}=20 \text{ V}, f=1 \text{ MHz}$	-	9900	13000	pF
Output capacitance	$C_{oss}$		-	2000	2700	
Reverse transfer capacitance	$C_{rss}$		-	120	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=20 \text{ V}, V_{GS}=10 \text{ V}, I_D=30 \text{ A}, R_G=1.6 \Omega$	-	17	-	ns
Rise time	$t_r$		-	9	-	
Turn-off delay time	$t_{d(off)}$		-	66	-	
Fall time	$t_f$		-	11	-	

**Gate Charge Characteristics<sup>5)</sup>**

Gate to source charge	$Q_{gs}$	$V_{DD}=20 \text{ V}, I_D=30 \text{ A}, V_{GS}=0 \text{ to } 10 \text{ V}$	-	28	-	nC
Gate charge at threshold	$Q_{g(th)}$		-	16	-	
Gate to drain charge	$Q_{gd}$		-	13	-	
Switching charge	$Q_{sw}$		-	25	-	
Gate charge total	$Q_g$		-	125	166	
Gate plateau voltage	$V_{plateau}$		-	2.9	-	
Gate charge total	$Q_g$	$V_{DD}=20 \text{ V}, I_D=30 \text{ A}, V_{GS}=0 \text{ to } 4.5 \text{ V}$	-	60	80	nC
Gate charge total, sync. FET	$Q_{g(sync)}$	$V_{DS}=0.1 \text{ V}, V_{GS}=0 \text{ to } 10 \text{ V}$	-	117	-	
Output charge	$Q_{oss}$	$V_{DD}=20 \text{ V}, V_{GS}=0 \text{ V}$	-	85	-	


**Reverse Diode**

Diode continuous forward current	$I_s$	$T_c=25 \text{ }^\circ\text{C}$	-	-	90	A
Diode pulse current	$I_{s,pulse}$		-	-	400	
Diode forward voltage	$V_{SD}$	$V_{GS}=0 \text{ V}, I_F=90 \text{ A}, T_j=25 \text{ }^\circ\text{C}$	-	0.89	1.2	V
Reverse recovery charge	$Q_{rr}$	$V_R=20 \text{ V}, I_F=I_s, di_F/dt=400 \text{ A}/\mu\text{s}$	-	95	-	nC


<sup>5)</sup> See figure 16 for gate charge parameter definition

**1 Power dissipation**

$$P_{\text{tot}} = f(T_C)$$



**2 Drain current**

$$I_D = f(T_C); V_{GS} \geq 10 \text{ V}$$


**3 Safe operating area**


$$I_D = f(V_{DS}); T_C = 25 \text{ }^{\circ}\text{C}; D=0$$

parameter:  $t_p$



**4 Max. transient thermal impedance**


$$Z_{\text{thJC}} = f(t_p)$$



parameter:  $D = t_p/T$







**5 Typ. output characteristics**
 $I_D = f(V_{DS})$ ;  $T_j = 25^\circ\text{C}$ 

parameter:  $V_{GS}$ 

**6 Typ. drain-source on resistance**
 $R_{DS(on)} = f(I_D)$ ;  $T_j = 25^\circ\text{C}$ 


parameter:  $V_{GS}$ 

**7 Typ. transfer characteristics**
 $I_D = f(V_{GS})$ ;  $|V_{DS}| > 2|I_D|R_{DS(on)max}$ 




parameter:  $T_j$ 

**8 Typ. forward transconductance**
 $g_{fs} = f(I_D)$ ;  $T_j = 25^\circ\text{C}$ 



**9 Drain-source on-state resistance**
 $R_{DS(on)} = f(T_j); I_D = 90 \text{ A}; V_{GS} = 10 \text{ V}$ 

**10 Typ. gate threshold voltage**
 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}; I_D = 250 \mu\text{A}$ 

**11 Typ. capacitances**
 $C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$ 

**12 Forward characteristics of reverse diode**
 $I_F = f(V_{SD})$ 

 parameter:  $T_j$ 


**13 Avalanche characteristics**
 $I_{AV} = f(t_{AV})$ ;  $R_{GS} = 25 \Omega$ 

parameter:  $T_j(\text{start})$ 

**14 Typ. gate charge**
 $V_{GS} = f(Q_{\text{gate}})$ ;  $I_D = 30 \text{ A pulsed}$ 

parameter:  $V_{DD}$ 

**15 Drain-source breakdown voltage**
 $V_{BR(DSS)} = f(T_j)$ ;  $I_D = 1 \text{ mA}$ 

**16 Gate charge waveforms**




**Package Outline**
**PG-T0220-3-1**


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
<b>A</b>	4.300	4.572	0.169	0.180
<b>A1</b>	1.170	1.400	0.046	0.055
<b>A2</b>	2.215	2.718	0.087	0.107
<b>b</b>	0.650	0.864	0.026	0.034
<b>b2</b>	0.635	1.778	0.025	0.070
<b>c</b>	0.330	0.600	0.013	0.024
<b>D</b>	14.808	15.950	0.583	0.628
<b>D1</b>	8.509	9.450	0.335	0.372
<b>D2</b>	12.850	13.100	0.506	0.516
<b>E</b>	9.700	10.363	0.382	0.408
<b>E1</b>	6.500	8.600	0.256	0.339
<b>e</b>	2.540		0.100	
<b>e1</b>	5.080		0.200	
<b>N</b>	3		3	
<b>H1</b>	5.900	6.900	0.232	0.272
<b>L</b>	13.000	14.000	0.512	0.551
<b>L1</b>	-	4.800	-	0.189
<b>P</b>	3.700	3.886	0.146	0.153
<b>Q</b>	2.600	3.000	0.102	0.118

REFERENCE JEDEC TO220	0 2.5 0 2.5 5mm
SCALE	
EUROPEAN PROJECTION	
ISSUE DATE	01-06-2005
FILE	TO220_1

## Package Outline

## PG-T0263-3



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.300	4.572	0.169	0.180
A1	0.000	0.254	0.000	0.010
b	0.650	0.850	0.026	0.033
b2	0.950	1.321	0.037	0.052
c	0.330	0.650	0.013	0.026
c2	0.170	1.400	0.046	0.055
D	8.509	9.450	0.335	0.372
D1	7.100	-	0.280	-
E	9.800	10.312	0.386	0.406
E1	6.500	-	0.256	-
e	2.540		0.100	
e1	5.080		0.200	
N	2		2	
H	14.605	15.875	0.575	0.625
L	2.200	3.000	0.087	0.118
L1	-	1.600	-	0.063
L2	1.000	1.778	0.039	0.070
F1	16.050	16.250	0.632	0.640
F2	9.300	9.500	0.366	0.374
F3	4.500	4.700	0.177	0.185
F4	10.700	10.900	0.421	0.429
F5	3.630	3.830	0.143	0.151
F6	1.100	1.300	0.043	0.051

<b>REFERENCE</b> JEDEC TO263
<b>SCALE</b> 0
0 5 5 7.5mm
<b>EUROPEAN PROJECTION</b>
<b>ISSUE DATE</b> 12-02-2006
<b>FILE</b> TO263_2

Published by  
Infineon Technologies AG  
81726 Munich, Germany  
© 2008 Infineon Technologies AG  
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.