Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



PRFI IMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

R8C/34E Group, R8C/34F Group, R8C/34G Group, R8C/34H Group RENESAS MCU

REJ03B0246-0010 Rev.0.10 Apr 17, 2008

1. Overview

1.1 Features

The R8C/34E Group, R8C/34F Group, R8C/34G Group, and R8C/34H Group of single-chip MCUs incorporate the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/34E Group and R8C/34F Group have a single channel CAN module and are suitable for LAN systems in vehicles and for FA.

The R8C/34G Group and the R8C/34H Group do not have CAN modules.

The R8C/34E Group and the R8C/34G Group have data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Automobiles and others

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34E Group, tables 1.3 and 1.4 outline the Specifications for R8C/34F Group, tables 1.5 and 1.6 outline the Specifications for R8C/34G Group, tables 1.7 and 1.8 outline the Specifications for R8C/34H Group.

Table 1.1 Specifications for R8C/34E Group (1)

Item	Function Specification			
CPU	Central processing	R8C/Tiny series core		
	unit	Number of fundamental instructions: 89		
		Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)		
		Multiplier: 16 bits × 16 bits → 32 bits		
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits		
		Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM, Data flash	Refer to Table 1.9 Product List for R8C/34E Group.		
Power Supply	Voltage detection	Power-on reset		
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)		
I/O Ports	Programmable I/O	Input-only: 1 pin		
	ports	CMOS I/O ports: 43, selectable pull-up resistor		
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),		
	circuits	High-speed on-chip oscillator (with frequency adjustment function),		
		Low-speed on-chip oscillator		
		Oscillation stop detection: XIN clock oscillation stop detection function		
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		Low power consumption modes:		
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,		
		low-speed on-chip oscillator), wait mode, stop mode		
Interrupts	•	Interrupt Vectors: 69		
		• External: 9 sources (INT × 5 , key input × 4)		
		Priority levels: 7 levels		
Watchdog Time	er	• 15 bits × 1 (with prescaler)		
		Reset start selectable		
		Low-speed on-chip oscillator for watchdog timer selectable		
DTC (Data Tra	insfer Controller)	• 1 channel		
		Activation sources: 31		
		Transfer modes: 2 (normal mode, repeat mode)		
Timer	Timer RA	8 bits (with 8-bit prescaler)		
		Timer mode (period timer), pulse output mode (output level inverted every		
		period), event counter mode, pulse width measurement mode, pulse period		
	Time on DD	measurement mode		
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM		
		output), programmable one-shot generation mode, programmable wait one-		
		shot generation mode		
	Timer RC	16 bits × 1 (with 4 capture/compare registers)		
	Timerito	Timer mode (input capture function, output compare function), PWM mode		
		(output 3 pins), PWM2 mode (PWM output pin)		
	Timer RD	16 bits × 2 (with 4 capture/compare registers)		
		Timer mode (input capture function, output compare function), PWM mode		
		(output 6 pins), reset synchronous PWM mode (output three-phase		
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode		
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3		
		mode (PWM output 2 pins with fixed period)		
	Timer RE	8 bits × 1		
	1	Output compare mode		

Specifications for R8C/34E Group (2) Table 1.2

Item	Function	Specification					
Serial	UART0, 1	Clock synchronous serial I/O/UART × 2 channel					
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IE BUS (1) multiprocessor communication function					
Synchronous	Serial	1					
Communication	on Unit (SSU)						
LIN Module		Hardware LIN: 1 (timer RA, UART0)					
CAN module		One channel, 16 Mailboxes (conforms to the ISO 11898-1)					
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode					
Flash Memory	/	 Programming and erasure voltage: VCC = 2.7 to 5.5 V 					
		Programming and erasure endurance: 10,000 times (data flash)					
		1,000 times (program ROM)					
		Program security: ROM code protect, ID code check					
		Debug functions: On-chip debug, on-board flash rewrite function					
		Background operation (BGO) function (data flash)					
Operating Frequency/Supply		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)					
Voltage							
Current consumption		TBD (VCC = 5.0 V, f(XIN) = 20 MHz)					
		TBD (VCC = 3.0 V, f(XIN) = 20 MHz)					
Operating Ambient Temperature		-40 to 85°C (J version)					
Darling		-40 to 125°C (K version) (2)					
Package		48-pin LQFP					
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)					

- Notes:
 1. IE BUS is a trademark of NEC Electronics Corporation.
 2. Specify the K version if K version functions are to be used.

Table 1.3 Specifications for R8C/34F Group (1)

Item	Function	Specification				
CPU	Central processing R8C/Tiny series core					
OF U	unit	Number of fundamental instructions: 89				
	unit	Minimum instruction execution time:				
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)				
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits				
		·				
		 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte) 				
Memory	ROM, RAM, Data	Refer to Table 1.10 Product List for R8C/34F Group.				
-	flash	·				
Power Supply	Voltage detection	• Power-on reset				
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)				
I/O Ports	Programmable I/O	Input-only: 1 pin				
	ports	CMOS I/O ports: 43, selectable pull-up resistor				
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),				
	circuits	High-speed on-chip oscillator (with frequency adjustment function),				
		Low-speed on-chip oscillator				
		Oscillation stop detection: XIN clock oscillation stop detection function				
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16				
		Low power consumption modes:				
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,				
		low-speed on-chip oscillator), wait mode, stop mode				
Interrupts		Interrupt Vectors: 69				
		• External: 9 sources (INT × 5 , key input × 4)				
		Priority levels: 7 levels				
Watchdog Time	er	15 bits × 1 (with prescaler)				
		Reset start selectable				
		Low-speed on-chip oscillator for watchdog timer selectable				
DTC (Data Tra	nsfer Controller)	• 1 channel				
		Activation sources: 31				
		Transfer modes: 2 (normal mode, repeat mode)				
Timer	Timer RA	8 bits (with 8-bit prescaler)				
		Timer mode (period timer), pulse output mode (output level inverted every				
		period), event counter mode, pulse width measurement mode, pulse period				
	T' 55	measurement mode				
	Timer RB	8 bits × 1 (with 8-bit prescaler)				
		Timer mode (period timer), programmable waveform generation mode (PWM				
		output), programmable one-shot generation mode, programmable wait one-				
	Timor DC	shot generation mode				
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode				
		(output 3 pins), PWM2 mode (PWM output pin)				
	Timer RD	16 bits × 2 (with 4 capture/compare registers)				
		Timer mode (input capture function, output compare function), PWM mode				
		(output 6 pins), reset synchronous PWM mode (output three-phase				
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode				
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3				
		mode (PWM output 2 pins with fixed period)				
	Timer RE	8 bits × 1				
i e	I	Output compare mode				

Table 1.4 Specifications for R8C/34F Group (2)

Item	Function	Specification			
Serial	UART0, 1	Clock synchronous serial I/O/UART × 2 channel			
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IE BUS multiprocessor communication function			
Synchronous Serial		1			
Communication	n Unit (SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)			
CAN module		One channel, 16 Mailboxes (conforms to the ISO 11898-1)			
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode			
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V			
		Programming and erasure endurance: 100 times (program ROM)			
		Program security: ROM code protect, ID code check			
		Debug functions: On-chip debug, on-board flash rewrite function			
Operating Frequency/Supply		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)			
Voltage					
Current consumption		TBD (VCC = 5.0 V, f(XIN) = 20 MHz) TBD (VCC = 3.0 V, f(XIN) = 20 MHz)			
Operating Amb	pient Temperature	-40 to 85°C (J version)			
		-40 to 125°C (K version) (2)			
Package		48-pin LQFP			
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)			

- Notes:

 1. IE BUS is a trademark of NEC Electronics Corporation.
 2. Specify the K version if K version functions are to be used.

Table 1.5 Specifications for R8C/34G Group (1)

Item
Unit Number of fundamental instructions: 89 Minimum instruction execution times: 50 ns (f(XIN)) = 20 MHz, VCC = 2.7 to 5.5 V) Multiplier: 16 bits × 16 bits × 32 bits → 32 bits → 32 bits → Operation mode: Single-chip mode (address space: 1 Mbyte) Memory ROM, RAM, Data flash Refer to Table 1.11 Product List for R8C/34G Group. Refer to Table 1.11 Product List for R8C/34G Group. Power Supply Voltage detection Voltage Operation Circuit Oports Oporation of Circuit Oports Oporation of Circuits Opora
Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) Multiplier: 16 bits → 32 bits Multiply-accumulate instruction: 16 bits × 16 bits → 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte) Memory
50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 16 bits × 16 bits × 16 bits × 32 bits Multiply-accumulate instruction: 16 bits × 1
Multiplier: 16 bits → 32 bits
Memory ROM, RAM, Data flash Refer to Table 1.11 Product List for R8C/34G Group.
Operation mode: Single-chip mode (address space: 1 Mbyte) Memory RoM, RAM, Data flash Refer to Table 1.11 Product List for R8C/34G Group.
Operation mode: Single-chip mode (address space: 1 Mbyte) Memory RoM, RAM, Data flash Refer to Table 1.11 Product List for R8C/34G Group.
ROM, RAM, Data Refer to Table 1.11 Product List for R8C/34G Group.
Power Supply Voltage detection Voltage Voltage detection Voltage Voltage detection Voltage detection Voltage detection Voltage detection 3 (detection level of voltage detection 1 selectable)
Power Supply Voltage detection Circuit Voltage detection
Voltage Detection
Detection I/O Ports Programmable I/O ports Programmable I/O ports Programmable I/O ports Clock generation circuits Clock generation circuits Scircuits: XIN clock oscillation circuit (with on-chip feedback resistor), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Verlow Priority levels: 7 levels Priority levels: 7 levels Priority levels: 7 levels Timer Ra Sits × 1 (with prescaler) Timer mode; 2 (normal mode, repeat mode) Sits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Sits × 1 (with 8-bit prescaler) Timer Ra Sits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse width measurement mode, pulse period measurement mode Timer Ra Sits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse width measurement mode, pulse period measurement mode Timer Ra Sits × 1 (with 8-bit prescaler) Timer Ra Timer Ra Sits × 1 (with 8-bit prescaler) Timer Ra Ti
Programmable I/O ports
Clock Clock generation circuits 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator (with greated on-chip oscillator), wait mode, stop mode Interrupts Interrupt vectors: 69
Clock Clock generation circuits 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 • Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode • Interrupt Vectors: 69 • External: 9 sources (INT × 5 , key input × 4) • Priority levels: 7 levels • 15 bits × 1 (with prescaler) • Reset start selectable • Low-speed on-chip oscillator for watchdog timer selectable • Low-speed on-chip oscillator for watchdog timer selectable • Activation sources: 31 • Transfer modes: 2 (normal mode, repeat mode) Timer RA 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode 8 bits × 1 (with 8-bit prescaler) Timer RB 8 bits × 1 (with 8-bit prescaler)
Circuits
Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5, key input × 4) Priority levels: 7 levels Watchdog Timer 15 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable Low-speed on-chip oscillator for watchdog timer selectable Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5, key input × 4) Priority levels: 7 levels Watchdog Timer Oscillation stop detection: XIN clock oscillator for watchdoe stable interrupts Interrupts Oscillation stop detection: XIN clock oscillator for watchdoe selectable on-chip oscillator, low-speed on-chip oscillator, wait mode selectable interrupts Oscillation stop detection: XIN clock oscillator for watchdoe stable on-chip oscillator, low-speed on-chip oscillator, wait mode selectable on-chip oscillator for watchdoe stable on-chip oscillator. Imper Stable on-chip oscillator for watchdoe stable on-chip oscillator. Imper Stable on-chip
Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5, key input × 4) Priority levels: 7 levels Watchdog Timer 15 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable Low-speed on-chip oscillator for watchdog timer selectable 1 channel Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) Timer RA 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Watchdog Timer Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources: 2 levels Interrupt Vectors: 69 External: 9 sources: 2 levels Interpret Vectors: 69 External: 9 sources: 2 levels In
Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Interrupts Interrupts Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Watchdog Timer Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Interrupt Vectors: 69 External: 9 sources (INT × 5 , key input × 4) Interrupt Vectors: 69 Interrupt Vectors: 7 levels Interrupt Vectors: 7 levels Inter
low-speed on-chip oscillator), wait mode, stop mode Interrupts
Interrupts • Interrupt Vectors: 69 • External: 9 sources (INT × 5 , key input × 4) • Priority levels: 7 levels Watchdog Timer • 15 bits × 1 (with prescaler) • Reset start selectable • Low-speed on-chip oscillator for watchdog timer selectable • Low-speed on-chip oscillator for watchdog timer selectable • 1 channel • Activation sources: 31 • Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA B bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB B bits × 1 (with 8-bit prescaler)
External: 9 sources (INT × 5 , key input × 4) Priority levels: 7 levels Watchdog Timer 15 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable 1 channel Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA Timer RA B bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB B bits × 1 (with 8-bit prescaler)
Priority levels: 7 levels Watchdog Timer 15 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable 1 channel Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA Timer RA B bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB B bits × 1 (with 8-bit prescaler)
Watchdog Timer • 15 bits × 1 (with prescaler) • Reset start selectable • Low-speed on-chip oscillator for watchdog timer selectable • 1 channel • Activation sources: 31 • Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA Timer RA B bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB B bits × 1 (with 8-bit prescaler)
Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable DTC (Data Transfer Controller)
Low-speed on-chip oscillator for watchdog timer selectable DTC (Data Transfer Controller)
DTC (Data Transfer Controller) • 1 channel • Activation sources: 31 • Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA Timer RA Timer RB • 1 channel • Activation sources: 31 • Transfer modes: 2 (normal mode, repeat mode) 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) Timer Timer RA Timer RA Timer RA Timer RA Timer RB Activation sources: 31 Transfer modes: 2 (normal mode, repeat mode) 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Transfer modes: 2 (normal mode, repeat mode) Timer RA B bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Timer RA 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits (with 8-bit prescaler)
Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
period), event counter mode, pulse width measurement mode, pulse period measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
measurement mode Timer RB 8 bits × 1 (with 8-bit prescaler)
Timer RB 8 bits × 1 (with 8-bit prescaler)
Timer mode (period timer), programmable waveform generation mode (PWM
output), programmable one-shot generation mode, programmable wait one-
shot generation mode
Timer RC 16 bits × 1 (with 4 capture/compare registers)
I Imor made (input conture tunction output compare tunction) DM/M made
Timer mode (input capture function, output compare function), PWM mode
(output 3 pins), PWM2 mode (PWM output pin)
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers)
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3
(output 3 pins), PWM2 mode (PWM output pin) Timer RD 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode

Table 1.6 Specifications for R8C/34G Group (2)

Item	Function	Specification					
Serial	UART0, 1	Clock synchronous serial I/O/UART × 2 channel					
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IE BUS ⁽¹⁾ multiprocessor communication function					
Synchronous S	Serial	1					
Communicatio	n Unit (SSU)						
LIN Module		Hardware LIN: 1 (timer RA, UART0)					
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode					
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V					
		Programming and erasure endurance: 10,000 times (data flash)					
		1,000 times (program ROM)					
		Program security: ROM code protect, ID code check					
		Debug functions: On-chip debug, on-board flash rewrite function					
		Background operation (BGO) function (data flash)					
Operating Frequency/Supply		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)					
Voltage							
Current consumption		TBD (VCC = 5.0 V, f(XIN) = 20 MHz) TBD (VCC = 3.0 V, f(XIN) = 20 MHz)					
Operating Amb	pient Temperature	-40 to 85°C (J version)					
		-40 to 125°C (K version) (2)					
Package		48-pin LQFP					
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)					

- Notes:
 1. IE BUS is a trademark of NEC Electronics Corporation.
 2. Specify the K version if K version functions are to be used.

Table 1.7 Specifications for R8C/34H Group (1)

Item	Function Specification Specification				
CPU	Central processing	R8C/Tiny series core			
.	unit	Number of fundamental instructions: 89			
	Gint C	Minimum instruction execution time:			
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)			
		• Multiplier: 16 bits × 16 bits → 32 bits			
		 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits 			
		Operation mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, Data	Refer to Table 1.12 Product List for R8C/34H Group.			
	flash	·			
Power Supply	Voltage detection	Power-on reset			
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)			
I/O Ports	Programmable I/O	• Input-only: 1 pin			
	ports	CMOS I/O ports: 43, selectable pull-up resistor			
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),			
	circuits	High-speed on-chip oscillator (with frequency adjustment function),			
		Low-speed on-chip oscillator			
		Oscillation stop detection: XIN clock oscillation stop detection function			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		Low power consumption modes:			
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,			
		low-speed on-chip oscillator), wait mode, stop mode			
Interrupts	l .	Interrupt Vectors: 69			
·		• External: 9 sources (INT × 5 , key input × 4)			
		Priority levels: 7 levels			
Watchdog Tim	er	15 bits × 1 (with prescaler)			
		Reset start selectable			
		Low-speed on-chip oscillator for watchdog timer selectable			
DTC (Data Tra	nsfer Controller)	• 1 channel			
(,	Activation sources: 31			
		Transfer modes: 2 (normal mode, repeat mode)			
Timer	Timer RA	8 bits (with 8-bit prescaler)			
		Timer mode (period timer), pulse output mode (output level inverted every			
		period), event counter mode, pulse width measurement mode, pulse period			
		measurement mode			
	Timer RB	8 bits × 1 (with 8-bit prescaler)			
		Timer mode (period timer), programmable waveform generation mode (PWM			
		output), programmable one-shot generation mode, programmable wait one-			
		shot generation mode			
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode			
		(output 3 pins), PWM2 mode (PWM output pin)			
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode			
		(output 6 pins), reset synchronous PWM mode (output three-phase			
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode			
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3			
		mode (PWM output 2 pins with fixed period)			
	H	, , ,			
	Timer RE	8 bits × 1			

Table 1.8 Specifications for R8C/34H Group (2)

Item	Function	Specification		
Serial	UART0, 1	Clock synchronous serial I/O/UART × 2 channel		
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IE BUS ⁽¹⁾), multiprocessor communication function		
Synchronous S	Serial	1		
Communication Unit (SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V		
		Programming and erasure endurance: 100 times (program ROM)		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
Operating Frequency/Supply		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)		
Voltage				
Current consumption		TBD (VCC = 5.0 V, f(XIN) = 20 MHz) TBD (VCC = 3.0 V, f(XIN) = 20 MHz)		
Operating Ambient Temperature		-40 to 85°C (J version)		
		-40 to 125°C (K version) (2)		
Package		48-pin LQFP		
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)		

- Notes:
 1. IE BUS is a trademark of NEC Electronics Corporation.
 2. Specify the K version if K version functions are to be used.

1.2 **Product List**

Table 1.9 lists Product List for R8C/34E Group, Table 1.10 lists Product List for R8C/34F Group, Table 1.11 lists Product List for R8C/34G Group, Table 1.12 lists Product List for R8C/34H Group.

Table 1.9 **Product List for R8C/34E Group**

Current of Apr. 2008

Part No.	ROM Capacity		RAM	Package Type	Remarks
rait No.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21346EJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347EJFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348EJFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AEJFP (P)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CEJFP (P)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21346EKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347EKFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348EKFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AEKFP (P)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CEKFP (P)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	

(D): Under development

(P): Under planning




Figure 1.1 Part Number, Memory Size, and Package of R8C/34E Group

Table 1.10 Product List for R8C/34F Group

Current of Apr. 2008

Part No.	ROM Capacity Program ROM	RAM Capacity	Package Type	Remarks
R5F21346FJFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347FJFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348FJFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AFJFP (P)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CFJFP (P)	128 Kbytes	10 Kbytes	PLQP0048KB-A	
R5F21346FKFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347FKFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348FKFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AFKFP (P)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CFKFP (P)	128 Kbytes	10 Kbytes	PLQP0048KB-A	

(D): Under development(P): Under planning




Figure 1.2 Part Number, Memory Size, and Package of R8C/34F Group

Table 1.11 Product List for R8C/34G Group

Current of Apr. 2008

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21346GJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347GJFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348GJFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AGJFP (P)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CGJFP (P)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21346GKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347GKFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348GKFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AGKFP (P)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CGKFP (P)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	

(D): Under development

(P): Under planning




Figure 1.3 Part Number, Memory Size, and Package of R8C/34G Group

Table 1.12 Product List for R8C/34H Group

Current of Apr. 2008

Part No.	ROM Capacity Program ROM	RAM Capacity	Package Type	Remarks
R5F21346HJFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347HJFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348HJFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AHJFP (P)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CHJFP (P)	128 Kbytes	10 Kbytes	PLQP0048KB-A	
R5F21346HKFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347HKFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348HKFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AHKFP (P)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CHKFP (P)	128 Kbytes	10 Kbytes	PLQP0048KB-A	

(D): Under development(P): Under planning





Figure 1.4 Part Number, Memory Size, and Package of R8C/34H Group

1.3 BIOCK Diagram



Notes:

ROM size varies with MCU type.
 RAM size varies with MCU type.

3. Only in the R8C/34E Group and the R8C/34F Group.

Figure 1.5 Block Diagram

1.4 Pin Assignment

Figure 1.6 shows Pin Assignment (Top View). Tables 1.13 and 1.14 outlines the Pin Name Information by Pin Number.




Figure 1.6 Pin Assignment (Top View)

Table 1.13 Pin Name Information by Pin Number (1)

					I/O Pin Functions for	of Peripheral Module	es	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	CAN Module ⁽²⁾	A/D Converter Voltage Detection Circuit
1		P3_5			(CLK2) ⁽¹⁾	SSCK		
2		P3_3	ĪNT3		CTS2/RTS2	(SSI) ⁽¹⁾ /SCS		
3		P3_4			(TXD2)/(SDA2)/ (RXD2)/(SCL2) (1)	SSI/(SCS)(1)		
4	MODE							
5		P4_3						
6		P4_4						
7	RESET							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P2_7		TRDIOD1				
13		P2_6		TRDIOC1				
14		P2_5		TRDIOB1				
15		P2_4		TRDIOA1				
16		P2_3		TRDIOD0				
17		P2_2		TRDIOC0				
18		P2_1		TRDIOB0				
19		P2_0		TRDIOA0/ TRDCLK				
20		P1_7	ĪNT1	(TRAIO)				
21		P1_6			CLK0			
22		P1_5	INT1 ⁽¹⁾	(TRAIO) (1)	RXD0			
23		P1_4		TRCCLK	TXD0			
24		P1_3	KI3	TRBO				AN11
25		P4_5	ĪNT0					ADTRG
26		P6_6	ĪNT2	TRCIOC	(TXD2)/(SDA2) (1)			

Note:

- 1. This can be assigned to the pin in parentheses by a program.
- 2. Only for R8C/34E group and R8C/34F group.

			I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	CAN Module ⁽²⁾	A/D Converter Voltage Detection Circuit
27		P6_7	INT3 ⁽¹⁾	TRCIOD	(RXD2)/(SCL2) (1)			
28		P1_2	KI2	TRCIOB				AN10
29		P1_1	KI1	TRCIOA/ TRCTRG				AN9
30		P1_0	KI0					AN8
31		P3_1		(TRBO) (1)				
32		P3_0		(TRAO) (1)				
33		P6_5	ĪNT4		(CLK2) ⁽¹⁾			
34		P6_4						
35		P6_3						LVCMP2
36		P0_7						AN0
37		P0_6						AN1
38		P0_5						AN2
39		P0_4		TREO				AN3
40		P4_2						VREF
41		P6_0		(TREO) (1)				
42		P6_2					CRX0 ⁽²⁾	
43		P6_1					CTX0 ⁽²⁾	
44		P0_3						AN4
45		P0_2						AN5
46		P0_1						AN6
47		P0_0						AN7
48		P3_7		(TRAO) (1)	(TXD2)/(SDA2)/ (RXD2)/(SCL2) (1)	SSO		

Note:

- 1. This can be assigned to the pin in parentheses by a program.
- 2. Only for R8C/34E group and R8C/34F group.

1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

Table 1.15 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.16 Pin Functions (2)

Item	Pin Name	I/O Type	Description
CAN module	CRX0(2)	I	CAN data input pin
	CTX0(2)	0	CAN data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
Voltage Detection Circuit	LVCMP2	I	Detection target voltage pin for voltage detection 2
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only ports

I: Input O: Output

I/O: Input and output

Note:

2. Only in the R8C/34E Group and the R8C/34F Group.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1

Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/34E Group


Figure 3.1 is a Memory Map of R8C/34E Group. The R8C/34E Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Address 0YYYYh | Address ZZZZZh Size Address 0XXXXh R5F21346EJFP, R5F21346EKFP 32 Kbytes 08000h 2.5 Kbytes 00DFFh R5F21347EJFP, R5F21347EKFP 48 Kbytes 04000h 4 Kbytes 013FFh R5F21348EJFP, R5F21348EKFP 64 Kbytes 04000h 13FFFh 6 Kbytes 01BFFh R5F2134AEJFP, R5F2134AEKFP 96 Kbytes 04000h 1BFFFh 8 Kbytes 023FFh R5F2134CEJFP, R5F2134CEKFP 04000h 02BFFh 128 Kbytes 23FFFh 10 Kbytes

Figure 3.1 Memory Map of R8C/34E Group


R8C/34F Group

Figure 3.2 is a Memory Map of R8C/34F Group. The R8C/34F Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. The SFR areas for the CAN, DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 2. The blank areas are reserved and cannot be accessed by users.

Deat Neverbase		Internal ROM	Internal RAM		
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21346FJFP, R5F21346FKFP	32 Kbytes	08000h	_	2.5 Kbytes	00DFFh
R5F21347FJFP, R5F21347FKFP	48 Kbytes	04000h	_	4 Kbytes	013FFh
R5F21348FJFP, R5F21348FKFP	64 Kbytes	04000h	13FFFh	6 Kbytes	01BFFh
R5F2134AFJFP, R5F2134AFKFP	96 Kbytes	04000h	1BFFFh	8 Kbytes	023FFh
R5F2134CFJFP, R5F2134CFKFP	128 Kbytes	04000h	23FFFh	10 Kbytes	02BFFh

Figure 3.2 Memory Map of R8C/34F Group

3.3 **R8C/34G Group**

Figure 3.3 is a Memory Map of R8C/34G Group. The R8C/34G Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.3 Memory Map of R8C/34G Group


3.4 R8C/34H Group

Figure 3.4 is a Memory Map of R8C/34H Group. The R8C/34H Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



04000h

04000h

1BFFFh

23FFFh

8 Kbytes

10 Kbytes

023FFh

02BFFh

Figure 3.4 Memory Map of R8C/34H Group

96 Kbytes

128 Kbytes

R5F2134AHJFP, R5F2134AHKFP

R5F2134CHJFP, R5F2134CHKFP

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.17 list the special function registers.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXX00XXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h	The state of the s		
0011h			
0012h			
0012h			
0013h			+
0014H	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h	Thigh opoda on only oscillator control register i	1100	Tricii Shipping
0010h		+	
0017h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001011	Count Course Frotestion Would Register	OOLIK	10000000b (3)
001Dh		+	100000000000000000000000000000000000000
001Eh			
001En			
001FII			
0020h			
0021h			
0022h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024H	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0025h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
002011 0027h	On-Only Reference voltage Control Register	OCVREFCR	0011
0027fi 0028h			
	Lligh Chand On Chin Oppillator Control Bogistor 4	EDA4	When Chinning
0029h 002Ah	High-Speed On-Chip Oscillator Control Register 4	FRA4 FRA5	When Shipping
	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6		When Shipping
002Bh	night-speed On-Only Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh	High Coard On Ohio Contillator Control Desires		NA/In a see a la la calacteria
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h	Naltana Data t Danistan 4	1/014	00004000b
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b ⁽⁵⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b (5)

- X: Undefined
 NOTES:

 1. The blank areas are reserved and cannot be accessed by users.
 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Software reset, watchdog timer reset, or oscillation
 - The CSPROINI bit in the OFS register is set to 0.
 - The LVDAS bit in the OFS register is set to 1.
 - The LVDAS bit in the OFS register is set to 0.

Table 4.2 SFR Information (2) (1)

	Register	Symbol	After reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0040H	Floob Momony Boody Interrupt Control Bogister	FMRDYIC	VVVVV000h
	Flash Memory Ready Interrupt Control Register	FMRDTIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
0049II	Timer RE Interrupt Control Register	TREIC	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register	SSUIC	XXXXX000b
0050h			15555
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
	OAKTO Receive interrupt Control Register	SUKIC	AAAAAUUUD
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	· · · · · · · · · · · · · · · · · · ·		
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
	IN 13 Interrupt Control Register	INTSIC	XX00X000D
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			-
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006An			
	CANIO Consessed I Described Internal Constat Described	60510	VVVVVOCCI
006Ch	CANO Successful Reception Interrupt Control Register	CORIC	XXXXX000b
006Dh	CAN0 Successful Transmission Interrupt Control Register	COTIC	XXXXX000b
006Eh	CAN0 Receive FIFO Interrupt Control Register	C0FRIC	XXXXX000b
006Fh	CAN0 Transmit FIFO Interrupt Control Register	C0FTIC	XXXXX000b
0070h	CAN0 Error Interrupt Control Register	C0EIC	XXXXX000b
0071h	CAN0 Wake-up Interrupt Control Register	COWIC	XXXXX000b
0072h	Voltage Monitor 1 Level Interrupt Control Register	VCMP1IC	XXXXX000b
0072H	Voltage Monitor 2 Level Interrupt Control Register	VCMP2IC	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0073H 0074h	voltage Monitor 2 Level Interrupt Control Negister	V CIVIF ZIC	***************************************
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
0017011			
00706	1	I	1
007Bh			
007Ch			
007Ch 007Dh			
007Ch			

X: Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	DTO Activation Control Register	DIGIE	0011
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
	DTC Activation Enable Register 6	DICENO	0011
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
0099h			
009An			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	-		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A0H	OAKTO Receive Bullet Register	OUVR	XXh
	HADTO Towns 'UDoos' on Mark Doos's to	LIOME	
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	_		XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h	J		
00B1h			
00B2h			
00B4h			
00B5h			
00B6h			
00B7h			-
00B8h			
00B8h			
00B8h 00B9h 00BAh	UART2 Special Mode Register 5	U2SMR5	00h
00B8h 00B9h 00BAh 00BBh	UART2 Special Mode Register 5 UART2 Special Mode Register 4	U2SMR5	00h
00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00B8h 00B9h 00BAh 00BBh 00BCh 00BDh	UART2 Special Mode Register 4 UART2 Special Mode Register 3	U2SMR4 U2SMR3	00h 000X0X0Xb
00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

A 1.1	During to		A 50
Address	Register	Symbol	After reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	- · · · · · · · · · · · · · · · · · · ·	1	000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh	772 1 tog.oto. 0	7.50	000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	Trogister 7	7.67	000000XXb
00D0h			000000XXD
00D0H			
00D2h			
00D3h	A/D Mada Davistor	1,51,65	001-
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
	Port P3 Direction Register	PD3	00h
00E7h		PD3	
00E8h	Port P4 Register		
00E9h		17	XXh
$()()\vdash \land \vdash$			
00EAh	Port P4 Direction Register	PD4	00h
00EBh		PD4	00h
00EBh 00ECh	Port P4 Direction Register Port P6 Register		
00EBh 00ECh 00EDh	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh		PD4	00h
00EBh 00ECh 00EDh 00EEh 00EFh	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00FSh 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00FEh 00FOh 00F1h 00F2h 00F3h 00F4h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EBh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FBh	Port P6 Register	PD4 P6	00h XXh
00EBh 00ECh 00EDh 00EEh 00FEh 00FOh 00F1h 00F2h 00F3h 00F4h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh	Port P6 Register	PD4 P6	00h XXh

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.5 SFR Information (5) (1)

Address	Register	Symbol	After reset
0100h		TRACR	
	Timer RA Control Register		00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN0 Control Register 2	LIN0CR2	00h
0106h	LIN0 Control Register	LIN0CR	00h
0107h	LIN0 Status Register	LIN0ST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Dh	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			1
0117h			
0117fi 0118h	Timer RE Counter Data Register	TRESEC	00h
	Timer RE Counter Data Register Timer RE Compare Data Register		
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0123h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh	j		FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh	Times 1.0 Control (Cognition D		FFh
0.4001	Timor DC Control Degister 2	TDCCD2	000440001
0130h 0131h	Timer RC Control Register 2 Timer RC Digital Filter Function Select Register	TRCCR2	00011000b
		TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
		TRDOER1	I EEh
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Bh 013Ch	Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Bh 013Ch 013Dh	Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDOER2 TRDOCR	01111111b 00h
013Bh 013Ch	Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDOER2	01111111b

Note:

^{1.} The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh	- ····· · · · · · · · · · · · ·		FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh	Times NB Contra Negletor Co	mbertoo	FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh	Timer ND General Negister Do	INDONDO	FFh
014111 0150h	Timer RD Control Register 1	TRDCR1	00h
0150h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0151h	Timer RD I/O Control Register A1 Timer RD I/O Control Register C1		10001000b
		TRDIORC1	
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0177h			
0179h			
0179H			+
017An 017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
	· · · · · · · · · · · · · · · · · · ·		

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

	(.)		
Address	Register	Symbol	After reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	, ,		
0190h			
0191h			
0191h			
0192h	SS Bit Counter Register	SSBR	11111000b
0193h	SS Transmit Data Register	SSTDR	FFh
019411 0195h	OO Transmit Data Negister	COTOR	FFh
0195h 0196h	LSS Paccive Data Pagistar	SSRDR	FFh
	SS Receive Data Register	SOKUK	FFh
0197h	OC Control Deviates II	COOPU	
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00011000b
019Bh	SS Enable Register	SSER	00h
019Ch	SS Status Register	SSSR	00h
019Dh	SS Mode Register 2	SSMR2	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			1
01ABh			
01ACh			
01ADh			
01AEh			1
01AEII			
01B0h			
01B0fi 01B1h			
	Elach Mamany Status Pagistar	FST	10000X00b
01B2h	Flash Memory Status Register	131	100000000
01B3h	Flook Momeny Control Degister 0	EMDO	00h
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
-		•	•

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.8 SFR Information (8) (1)

	or removing to the second seco		
Address	Register	Symbol	After reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			+
01CFh			+
01D0h			
01D0h			
01D1h			
01D2h 01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F3f1			
01F4H	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
	Input Threshold Control Register 1	VLII	UUII
01F7h			
01F8h			
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			
	· · · · · · · · · · · · · · · · · · ·		

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9 SFR Information (9) (1)

Address	Register	Symbol	After reset
2C00h	DTC Transfer Vector Area	Symbol	XXh
2C00II	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h 2C43h			XXh XXh
2C43f1 2C44h			XXh
2C4411 2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh 2C4Fh			XXh XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	510 control bata 2	D1002	XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h	DTO 0 1 1D 1 0	DTODO	XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h 2C5Ah			XXh XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h 2C65h			XXh XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

X : Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

Address	Register	Symbol	After reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2.323	XXh
2C72h	=		XXh
2C73h	=		XXh
2C74h	=		XXh
2C75h	=		XXh
2C76h	=		XXh
2C77h	-		XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h	Die Control Bata /	D10D1	XXh
2C7Ah	-		XXh
2C7Bh	-		XXh
2C7Ch	4		XXh
	4		XXh
2C7Dh 2C7Eh	4		XXh
2C7Fh	PTO Octobrilla de	DTODO	XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	4		XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh	7		XXh
2C8Eh	7		XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h	1		XXh
2C95h	1		XXh
2C96h	1		XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h		3.32	XXh
2C9Ah	=		XXh
2C9Bh	=		XXh
2C9Ch			XXh
2C9Dh	1		XXh
2C9Eh	1		XXh
2C9En	1		XXh
2C9FII 2CA0h	DTC Control Data 12	DTCD12	XXh
2CA0II	DIO OGNILIOI DALA 12	010012	XXh
2CATh 2CA2h	-		XXh
2CA3h			XXh
2CA4h	4		XXh
2CA5h	4		XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
Y · I Indefined			•

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

Address Register	
	Symbol After reset
2CB0h DTC Control Data 14 DTCD	
2CB1h	XXh
2CB2h	XXh
2CB3h	XXh
2CB4h	XXh
2CB5h	XXh
2CB6h	XXh
2CB7h	XXh
2CB8h DTC Control Data 15 DTCD	
2CB9h	XXh
2CBAh	XXh
2CBBh	XXh
2CBCh	XXh
2CBDh	XXh
2CBEh	XXh
2CBFh	XXh
2CC0h DTC Control Data 16 DTCD	
2CC1h	XXh
2CC2h	XXh
2CC3h	XXh
2CC4h	XXh
2CC5h	XXh
2CC6h	XXh
2CC7h	XXh
2CC8h DTC Control Data 17 DTCD	
2CC9h	XXh
2CCAh	XXh
2CCBh	XXh
2CCCh	XXh
2CCDh	XXh
2CCEh	XXh
2CCFh	XXh
2CD0h DTC Control Data 18 DTCD	
2CD1h	XXh
2CD2h	XXh
2CD3h	XXh
2CD4h	XXh
2CD5h	XXh
2CD6h	XXh
2CD7h	XXh
2CD8h DTC Control Data 19 DTCD	
2CD9h	XXh
2CDAh	XXh
2CDBh	XXh
2CDCh	XXh
	XXh
2CDDh	
2CDEh	XXh
2CDFh	XXh
2CE0h DTC Control Data 20 DTCD2	
2CE1h	XXh
2CE2h	XXh
2CE3h	XXh
2CE4h	XXh
2CE5h	XXh
2CE6h	XXh
2CE7h	XXh
2CE8h DTC Control Data 21 DTCD2	
2CE9h	XXh
2CEAh	XXh
2CEBh	XXh
2CECh	XXh
1 20 EUN	XXh
2CEDh	VO/I
2CEEh 2CEEh 2CEFh	XXh XXh

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.12**

Addross	Docietor	Cymahal	After react
Address	Register	Symbol	After reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h	1		XXh
2CF3h	1		XXh
	4		
2CF4h			XXh
2CF5h			XXh
2CF6h	1		XXh
2CF7h	1		XXh
		DTODOO	
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh	1		XXh
2CFBh	1		XXh
	4		
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh	1		XXh
2D00h			AAII
2D01h			
2E00h	CAN0 Mailbox 0 : Message ID	C0MB0	XXXX XXXXh
2E01h	5. 1. 10	3311100	,550,700011
2E02h			
2E03h			
2E04h		1	
2E05h	CANO Mailbox 0 : Data length	†	XXh
	CANO Mailbox 0 : Data length	1	
2E06h	CAN0 Mailbox 0 : Data field		XXXX XXXX
2E07h			XXXX XXXXh
2E08h	1		
2E09h	1		
	4		
2E0Ah			
2E0Bh			
2E0Ch	1		
2E0Dh	1		
200011	CANO Mailhau O . Tiana ataum	-	VVVVI
2E0Eh	CAN0 Mailbox 0 : Time stamp		XXXXh
2E0Fh			
2E10h	CAN0 Mailbox 1 : Message ID	C0MB1	XXXX XXXXh
2E11h	1		
	4		
2E12h			
2E13h			
2E14h			
2E15h	CANO Mailbox 1 : Data length	1	XXh
2E16h	CAN0 Mailbox 1 : Data length CAN0 Mailbox 1 : Data field	1	XXXX XXXX
	CANO Malibox 1 . Data field		
2E17h			XXXX XXXXh
2E18h			
2E19h	1		
2E1Ah	1		
2E1Bh			
2E1Ch			
2E1Dh			
2E1Eh	CAN0 Mailbox 1 : Time stamp	1	XXXXh
	OF ITTO MAINDOX 1. HITTO Startip		777711
2E1Fh			
2E20h	CAN0 Mailbox 2 : Message ID	C0MB2	XXXX XXXXh
2E21h			
2E22h	1		
	1		
2E23h			
2E24h]	
2E25h	CAN0 Mailbox 2 : Data length		XXh
2E26h	CANO Mailbox 2 : Data field	1	XXXX XXXX
	Of the Malibox E. Data Hold		
2E27h			XXXX XXXXh
2E28h			
2E29h			
2E2Ah	1		
	1		
2E2Bh			
2E2Ch			
2E2Dh			
2E2Eh	CAN0 Mailbox 2 : Time stamp	1	XXXXh
<u> </u>	OANO Malibux 2. Hille statily		^^^^
2E2Fh			
V Hardefeed			

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 SFR Information (13) (1)

A -l -l	Parister.	0:	Aft == == = = t
Address	Register	Symbol	After reset
2E30h	CAN0 Mailbox 3 : Message ID	C0MB3	XXXX XXXXh
2E31h			
2E32h			
2E33h			
2E34h			
2E35h	CAN0 Mailbox 3 : Data length		XXh
2E36h	CAN0 Mailbox 3 : Data field		XXXX XXXX
2E37h	Of the Mailbox of Bata Hold		XXXX XXXXh
2E38h	-		****
2E39h	-		
2E3Ah	4		
2E3Bh			
2E3Ch			
2E3Dh			
2E3Eh	CAN0 Mailbox3 : Time stamp		XXXXh
2E3Fh			
2E40h	CAN0 Mailbox4 : Message ID	C0MB4	XXXX XXXXh
2E41h	1		
2E42h	1		
2E43h	1		
2E44h			
	CANO Mailboy4 : Data langth		VVh
2E45h	CAN0 Mailbox4 : Data length CAN0 Mailbox4 : Data field		XXh
2E46h	CANU Malibox4 : Data field		XXXX XXXX
2E47h			XXXX XXXXh
2E48h			
2E49h			
2E4Ah			
2E4Bh]		
2E4Ch	1		
2E4Dh	†		
2E4Eh	CAN0 Mailbox4 : Time stamp		XXXXh
2E4Fh	CANO Malibox4 : Time stamp		700001
	CANO MailhayE - Magaza ID	COMPE	XXXX XXXXh
2E50h	CAN0 Mailbox5 : Message ID	C0MB5	XXXX XXXXII
2E51h			
2E52h			
2E53h			
2E54h			
2E55h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXh
2E56h	CAN0 Mailbox5 : Data field		XXXX XXXX
2E57h			XXXX XXXXh
2E58h	†		****
2E59h	-		
2E5Ah	-		
ZESAN	4		
2E5Bh	-		
2E5Ch			
2E5Dh			
2E5Eh	CAN0 Mailbox5 : Time stamp		XXXXh
2E5Fh			
2E60h	CAN0 Mailbox6 : Message ID	C0MB6	XXXX XXXXh
2E61h	1		
2E62h	1		
2E63h	1		
2E64h			
2E65h	CANO Mailboy6 : Data longth		XXh
	CANO Mailbox6 : Data length		
2E66h	CAN0 Mailbox6 : Data field		XXXX XXXX
2E67h			XXXX XXXXh
2E68h			
2E69h			
2E6Ah			
ZE0/111			1
2E6Bh			
2E6Bh 2E6Ch			
2E6Bh 2E6Ch 2E6Dh	CANO Mailhoy6 : Time stamp		YYYYh
2E6Bh 2E6Ch	CAN0 Mailbox6 : Time stamp		XXXXh

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.14 SFR Information (14) (1)

Address	Register	Symbol	After reset
2E70h	CAN0 Mailbox7 : Message ID	C0MB7	XXXX XXXXh
2E71h	- C. a. C	JOINID!	7000700001
2E72h	1		
2E73h	1		
2E74h			
2E75h	CAN0 Mailbox7 : Data length		XXh
2E76h	CAN0 Mailbox7 : Data field		XXXX XXXX
2E77h			XXXX XXXXh
2E78h	1		70000700001
2E79h	1		
2E7Ah	1		
2E7Bh	1		
2E7Ch	1		
2E7Dh	1		
2E7Eh	CAN0 Mailbox7 : Time stamp		XXXXh
2E7Fh	1		
2E80h	CAN0 Mailbox8 : Message ID	C0MB8	XXXX XXXXh
2E81h	1		
2E82h]		
2E83h]		
2E84h			
2E85h	CAN0 Mailbox8 : Data length		XXh
2E86h	CAN0 Mailbox8 : Data field		XXXX XXXX
2E87h			XXXX XXXXh
2E88h			
2E89h			
2E8Ah			
2E8Bh			
2E8Ch			
2E8Dh			
2E8Eh	CAN0 Mailbox8 : Time stamp		XXXXh
2E8Fh			2000/2007
2E90h	CAN0 Mailbox9 : Message ID	C0MB9	XXXX XXXXh
2E91h	-		
2E92h	-		
2E93h			
2E94h	CANOMETIC OF BUILDING		20/1
2E95h	CANO Mailbox9 : Data length		XXh
2E96h	CAN0 Mailbox9 : Data field		XXXX XXXX
2E97h	4		XXXX XXXXh
2E98h	4		
2E99h	4		
2E9Ah	4		
2E9Bh 2E9Ch	4		
2E9Ch 2E9Dh	4		
	CANO Mailhayo : Timo atamp		XXXXh
2E9Eh 2E9Fh	CAN0 Mailbox9 : Time stamp		^^^^
2EA0h	CAN0 Mailbox10 : Message ID	C0MB10	XXXX XXXXh
	LOUING MIGHDOY IO . MICSSARE ID	COIVID TO	^^^^
	1 · · · · · · · · · · · · · · · · · · ·		
2EA1h			
2EA1h 2EA2h			
2EA1h 2EA2h 2EA3h			
2EA1h 2EA2h 2EA3h 2EA4h			XXh
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h	CAN0 Mailbox10 : Data length		XXh
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h			XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h	CAN0 Mailbox10 : Data length		
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h	CAN0 Mailbox10 : Data length		XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h 2EA9h	CAN0 Mailbox10 : Data length		XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA7h 2EA8h 2EA8h 2EA9h	CAN0 Mailbox10 : Data length		XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h 2EA8h 2EA9h 2EAAh	CAN0 Mailbox10 : Data length		XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h 2EA9h 2EAAh 2EAAh 2EABh 2EACh	CAN0 Mailbox10 : Data length		XXXX XXXX
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h 2EA9h 2EAAh 2EAAh 2EAAh 2EABh 2EACh 2EADh	CAN0 Mailbox10 : Data length CAN0 Mailbox10 : Data field		XXXX XXXX XXXX XXXXh
2EA1h 2EA2h 2EA3h 2EA4h 2EA5h 2EA6h 2EA7h 2EA8h 2EA9h 2EA9h 2EAAh 2EABh 2EABh	CAN0 Mailbox10 : Data length		XXXX XXXX

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.15 SFR Information (15) (1)

A 1.1	Desire.		A 6
Address	Register	Symbol	After reset
2EB0h	CAN0 Mailbox11 : Message ID	C0MB11	XXXX XXXXh
2EB1h			
2EB2h			
2EB3h			
2EB4h			
2EB5h	CAN0 Mailbox11 : Data length		XXh
2EB6h	CAN0 Mailbox11 : Data field		XXXX XXXX
2EB7h	O'NO Wallbox 11 : Bata licia		
2EB8h	-		XXXX XXXXh
2EB9h			
2EBAh			
2EBBh			
2EBCh			
2EBDh			
2EBEh	CAN0 Mailbox11 : Time stamp		XXXXh
2EBFh			
2EC0h	CAN0 Mailbox12 : Message ID	C0MB12	XXXX XXXXh
2EC1h	· · · · · · · · · · · · · · · · · · ·		
2EC2h	1		
2EC3h	1		
2EC4h			
	CANO Mailhayd 2 - Data langth		VVb
2EC5h	CAN0 Mailbox12 : Data length		XXh
2EC6h	CAN0 Mailbox12 : Data field		XXXX XXXX
2EC7h			XXXX XXXXh
2EC8h			
2EC9h			
2ECAh			
2ECBh			
2ECCh			
2ECDh	1		
2ECEh	CAN0 Mailbox12 : Time stamp		XXXXh
2ECFh	OANO Mailbox 12. Hille Staffly		^^^
	CANO Mailhay 12 - Massaga ID	COMPAG	VVVV VVVVL
2ED0h	CAN0 Mailbox13 : Message ID	C0MB13	XXXX XXXXh
2ED1h			
2ED2h			
2ED3h			I
2ED4h			
2ED5h	CAN0 Mailbox13 : Data length		XXh
2ED6h	CAN0 Mailbox13 : Data length CAN0 Mailbox13 : Data field		XXXX XXXX
2ED7h			XXXX XXXXh
2ED8h	1		^^^^ ^^^
2ED9h	1		
	-		
2EDAh	-		
2EDBh			
2EDCh			
2EDDh			
2EDEh	CAN0 Mailbox13 : Time stamp		XXXXh
2EDFh			
2EE0h	CAN0 Mailbox14 : Message ID	C0MB14	XXXX XXXXh
2EE1h	· · · · · · · · · · · · · · · · · · ·		
2EE2h	1		
2EE3h	1		
			
2EE4h	CANO Mailbay 14 : Data longth		VVh
2EE5h	CANO Mailbox14: Data length		XXh
2EE6h	CAN0 Mailbox14 : Data field		XXXX XXXX
2EE7h			XXXX XXXXh
2EE8h			
2EE9h			
	7		
2EEAh			
2EEBh			
2EEBh 2EECh			
2EEBh 2EECh 2EEDh	CANO Mailhav14 : Time stamp		VVVVh
2EEBh 2EECh	CAN0 Mailbox14 : Time stamp		XXXXh

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.16 SFR Information (16) (1)

Address	Register	Symbol	After reset
2EF0h	CAN0 Mailbox15 : Message ID	COMB15	XXXX XXXXh
2EF1h	S. 1.15 Malibox 15 : Modolago 15	COMETO	7000700011
2EF2h	1	1	
2EF3h	1		
2EF4h			
2EF5h	CAN0 Mailbox15 : Data length		XXh
2EF6h	CANO Mailbox15 : Data field		XXXX XXXX
2EF7h	S. 1.15 Mailbox 15 . Bata Hold	1	XXXX XXXXh
2EF8h			****
2EF9h	4	1	
2EFAh	-		
2EFBh	-		
2EFCh	-		
2EFDh	-		
2EFEh	CAN0 Mailbox15 : Time stamp		XXXXh
2EFFh	CANO Malibox 13. Time Stamp		***************************************
2F00h		<u> </u>	
2F01h			+
2F02h		<u> </u>	
2F03h			
2F04h			
2F04f1			+
2F05h			+
2F06f1			+
2F07h 2F08h			+
2F08h			+
2F09h 2F0Ah			+
			+
2F0Bh 2F0Ch			+
1			+
2F0Dh			+
2F0Eh			+
2F0Fh	CANO Mask Degister 0	COMICEO	VVVV VVVI
2F10h	CAN0 Mask Register 0	C0MKR0	XXXX XXXXh
2F11h			
2F12h	4	1	
2F13h	CANO Mark Desister 4	001//2/	LYANAY YARAH
2F14h	CAN0 Mask Register 1	C0MKR1	XXXX XXXXh
2F15h	4		
2F16h	4	1	
2F17h			1,000,000,000
2F18h	CAN0 Mask Register 2	C0MKR2	XXXX XXXXh
2F19h	1	1	
2F1Ah			
2F1Bh			1000/1000
2F1Ch	CAN0 Mask Register 3	C0MKR3	XXXX XXXXh
2F1Dh			
2F1Eh			
2F1Fh			
2F20h	CAN0 FIFO Received ID Compare Register 0	C0FIDCR0	XXXX XXXXh
2F21h			
2F22h			
2F23h			
2F24h	CAN0 FIFO Received ID Compare Register 1	C0FIDCR1	XXXX XXXXh
2F25h			
2F26h		1	
2F27h			
2F28h			
2F29h			
2F2Ah	CAN0 Mask Invalid Register	C0MKIVLR	XXXXh
2F2Bh			
2F2Ch			
2F2Dh			
2F2Eh	CAN0 Mailbox Interrupt Enable Register	COMIER	XXXXh
2F2Fh	1		
2F30h	CAN0 Message Control Register 0	C0MCTL0	00h
2F31h	CAN0 Message Control Register 1	C0MCTL1	00h
2F32h	CAN0 Message Control Register 2	C0MCTL2	00h
2F33h	CAN0 Message Control Register 3	C0MCTL3	00h
2F34h	CANO Message Control Register 4	C0MCTL4	00h
2F35h	CAN0 Message Control Register 5	C0MCTL5	00h
2F36h	CANO Message Control Register 6	C0MCTL6	00h
2F37h	CANO Message Control Register 7	COMCTL7	00h
2F38h	CANO Message Control Register 8	COMCTL8	00h
2F39h	CANO Message Control Register 9	COMCTL9	00h
2F39II	CANO Message Control Register 10	COMCTL9	00h
X : Undefined		COMOTETO	10011

X : Undefined

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (17) ⁽¹⁾ **Table 4.17**


Address	Register	Symbol	After reset
2F3Bh	CAN0 Message Control Register 11	C0MCTL11	00h
2F3Ch	CAN0 Message Control Register 12	C0MCTL12	00h
2F3Dh	CAN0 Message Control Register 13	C0MCTL13	00h
2F3Eh	CAN0 Message Control Register 14	C0MCTL14	00h
2F3Fh	CAN0 Message Control Register 15	C0MCTL15	00h
2F40h	CAN0 Control Register	C0CTLR	0000 0101b
2F41h			0000 0000ь
2F42h	CAN0 Status Register	COSTR	0000 0101b
2F43h	1		0000 0000Ь
2F44h	CAN0 Bit Configuration Register	C0BCR	00 0000h
2F45h			
2F46h	7		
2F47h			
2F48h	CAN0 Receive FIFO Control Register	C0RFCR	1000 0000b
2F49h	CAN0 Receive FIFO Pointer Control Register	C0RFPCR	XXh
2F4Ah	CAN0 Transmit FIFO Control Register	C0TFCR	1000 0000b
2F4Bh	CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	XXh
2F4Ch	CAN0 Error Interrupt Enable Register	C0EIER	00h
2F4Dh	CAN0 Error Interrupt Factor Judge Register	C0EIFR	00h
2F4Eh	CAN0 Reception Error Count Register	C0RECR	00h
2F4Fh	CAN0 Transmission Error Count Register	C0TECR	00h
2F50h	CAN0 Error Code Store Register	C0ECSR	00h
2F51h	CAN0 Channel Search Support Register	C0CSSR	XXh
2F52h	CAN0 Mailbox Search Status Register	C0MSSR	1000 0000b
2F53h	CAN0 Mailbox Search Mode Register	C0MSMR	XXXX XX00b
2F54h	CAN0 Time Stamp Register	C0TSR	0000h
2F55h	7		
2F56h	CAN0 Acceptance Filter Support Register	C0AFSR	XXXXh
2F57h			
2F58h	CAN0 Test Control Register	C0TCR	00h
: FFDBh	Option Function Select Register 2	I OFS2	(Note 2)
:	Option Function Select Negister 2	UFSZ	(NOTE 2)
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. This register cannot be changed by a program. Use a flash programmer to write to it.

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY	R8C/34E Group, R8C/34F Group, R8C/34G Group, R8C/34H Group
REVISION HISTORY	Shortsheet

Rev.	Date		Description
ixev.	Date	Page	Summary
0.10	Apr 17, 2008	_	First Edition issued

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the date this document, in the such procedure in the procedure in th



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510