



240kHz 23V 3A SYNCHRONOUS DC/DC BUCK CONVERTER

### Description

The AP6503A is a 240kHz switching frequency external compensated synchronous DC-DC buck converter. It has integrated low  $R_{DS(ON)}$  high and low-side MOSFETs.

The AP6503A enables continuous load current of up to 3A with efficiency as high as 95%.

The AP6503A features current mode control operation, which enables fast transient response time and easy loop stabilization.

The AP6503A simplifies board layout and reduces space requirements with its high level of integration and minimal need for external components, making it ideal for distributed power architectures.

The AP6503A is available in a standard Green SO-8EP package with exposed PAD for improved thermal performance and is RoHS compliant.

### Features

- V<sub>IN</sub> 4.75V to 23V
- 3A Continuous Output Current at 12V<sub>IN</sub> and 3.3V<sub>OUT</sub>, 5.5A Peak
- V<sub>OUT</sub> Adjustable to 0.925V to 20V
- 240kHz Switching Frequency
- Programmable Soft-Start
- Enable Pin
- Protection
- OCP
  - Thermal Shutdown
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

#### (Top View) Ο BST 1 8 SS 2 EN 7 IN SW 3 6 COMP GND 4 5 FB SO-8EP Figure 1. Package Pin Out

## Applications

Gaming Consoles

**Pin Assignments** 

- Flat Screen TV Sets and Monitors
- Set Top Boxes
- Distributed Power Systems
- Home Audio
- Consumer Electronics
- Network Systems
- FPGA, DSP and ASIC Supplies
- Green Electronics

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

- 2. See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



## **Typical Applications Circuit**



## **Pin Descriptions**

Pin Pin						
Number	Name	Function				
1	BST	High-Side Gate Drive Boost Input. BST supplies the drive for the high-side N-Channel MOSFET switch. Connect a 0.01µF or greater capacitor from SW to BST to power the high-side switch.				
2	IN	Power Input. IN supplies the power to the IC, as well as the step-down converter switches. Drive IN with a 4.75V to 23V power source. Bypass IN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See Input Capacitor.				
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BST to power the high-side switch.				
4	GND	Ground (Connect the exposed pad to Pin 4).				
5	FB	Feedback Input. FB senses the output voltage and regulates it. Drive FB with a resistive voltage divider connected to it from the output voltage. The feedback threshold is 0.925V. See Setting the Output Voltage.				
6	6 COMP Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC netw from COMP to GND. In some cases, an additional capacitor from COMP to GND is required. See Compensa Components.					
7	7 EN Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator; for turn it off. Attach to IN with a 100kΩ pull up resistor for automatic startup.					
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1µF capacitor sets the soft-start period to 15ms. To disable the soft-start feature, leave SS floating.				
EP	EP	EP exposed thermal pad connect to Pin 4 GND				



## **Functional Block Diagram**



Figure 3. Functional Block Diagram

## Absolute Maximum Ratings (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Rating	Unit	
V <sub>IN</sub>	Supply Voltage	-0.3 to +26	V	
V <sub>SW</sub>	Switch Node Voltage	-1.0 to V <sub>IN</sub> +0.3	V	
V <sub>BST</sub>	Bootstrap Voltage	V <sub>SW</sub> -0.3 to V <sub>SW</sub> +6	V	
V <sub>FB</sub>	Feedback Voltage	-0.3V to +6	V	
V <sub>EN</sub>	Enable/UVLO Voltage	-0.3V to +6	V	
V <sub>COMP</sub>	Comp Voltage	-0.3V to +6	V	
T <sub>ST</sub>	Storage Temperature	-65 to +150	°C	
LT	Junction Temperature	+150	°C	
TL	Lead Temperature	+260	°C	
ESD Susceptibility	Note 5)		1	
HBM	Human Body Model	3	kV	
MM	Machine Model	250	V	

Notes: 4. Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

 Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.



### Thermal Resistance (Note 6)

Symbol	Parameter	Rating	Unit
θ <sub>JA</sub>	Junction to Ambient	74	°C/W
θ <sub>JC</sub>	Junction to Case	16	°C/W

Note: 6. Test condition: SO-8EP: Device mounted on 1" x 1" FR-4 substrate PC board, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

### Recommended Operating Conditions (Note 7) (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
VIN	Supply Voltage	4.75	23	V
T <sub>A</sub>	Operating Ambient Temperature Range	-40	+85	0°

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.

### Electrical Characteristics (V<sub>IN</sub> = 12V, @T<sub>A</sub> = +25°C, unless otherwise specified.)

<u> </u>				_		
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
lin	Shutdown Supply Current	V <sub>EN</sub> = 0V		0.3	3.0	μA
l <sub>iN</sub>	Supply Current (Quiescent)	V <sub>EN</sub> = 2.0V, V <sub>FB</sub> = 1.0V	-	0.6	1.5	mA
RDS(ON)1	High-Side Switch On-Resistance (Note 8)	_	—	100	—	mΩ
R <sub>DS(ON)2</sub>	Low-Side Switch On-Resistance (Note 8)	_	_	100	—	mΩ
I <sub>LIMIT</sub>	Peak HS Current Limit	V <sub>OUT</sub> = 3.3V, Minimum duty cycle	—	5.5	—	А
I <sub>LIMIT</sub>	Valley LS Current Limit	V <sub>OUT</sub> = 3.3V, From Drain to Source	_	0.9	_	А
I <sub>SW_LKG</sub>	High-Side Switch Leakage Current	V <sub>EN</sub> = 0V, V <sub>SW</sub> = 0V, V <sub>SW</sub> =12V	—	0	10	μA
AVEA	Error Amplifier Voltage Gain (Note 8)		—	800	_	V/V
GEA	Error Amplifier Transconductance	$\Delta I_{\rm C} = \pm 10 \mu A$	—	1,000	—	μA/V
GCS	COMP to Current Sense Transconductance	_	—	2.8	—	A/V
f <sub>SW</sub>	Oscillator Frequency	V <sub>FB</sub> = 0.75V	210	240	260	kHz
f <sub>FB</sub>	Fold-back Frequency	V <sub>FB</sub> = 0V	—	80	_	kHz
D <sub>MAX</sub>	Maximum Duty Cycle	V <sub>FB</sub> = 800mV	—	90	_	%
ton	Minimum On Time	—	_	130	_	ns
V <sub>FB</sub>	Feedback Voltage	T <sub>A</sub> = -40°C to +85°C	900	925	950	mV
OVP	Feedback Overvoltage Threshold	—	_	1.1	—	V
V <sub>EN_Rising</sub>	EN Rising Threshold	—	0.7	0.8	0.9	V
	EN Lockout Threshold Voltage	—	2.2	2.5	2.7	V
ENLOCKOUT	EN Lockout Hysteresis			220		mV
INUV <sub>VTH</sub>	VIN Undervoltage Threshold Rising	—	3.80	4.05	4.40	V
INUV <sub>HYS</sub>	V <sub>IN</sub> Undervoltage Threshold Hysteresis	_	_	250	_	mV
I <sub>SS</sub>	Soft-Start Current	V <sub>SS</sub> = 0V	_	6	_	μA
t <sub>SS</sub>	Soft-Start Period	C <sub>SS</sub> = 0.1µF	—	15	—	ms
T <sub>SD</sub>	Thermal Shutdown (Note 8)		_	+160	—	°C

Note: 8. Guaranteed by design.



# Typical Performance Graphs ( $V_{IN}$ = 12V, $V_{OUT}$ = 3.3V, $T_A$ = +25°C, unless otherwise specified.)





## Typical Performance Graphs (Cont.) (V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 3.3V, T<sub>A</sub> = +25°C, unless otherwise specified.)





## **Typical Performance Characteristics**

 $(V_{IN} = 12V, V_{OUT} = 3.3V, L = 10\mu$ H, C1 = 22 $\mu$ F, C2 = 47 $\mu$ F, T<sub>A</sub> = +25°C, unless otherwise specified.)





### **Application Information**

#### Theory of Operation

The AP6503A is a 3A current mode control, synchronous buck regulator with built-in power MOSFETs. Current mode control assures excellent line and load regulation and a wide loop bandwidth for fast response to load transients. Figure 3 depicts the functional block diagram of AP6503A.

The operation of one switching cycle can be explained as follows. At the beginning of each cycle, HS (high-side) MOSFET is off. The EA output voltage is higher than the current sense amplifier output, and the current comparator's output is low. The rising edge of the 240kHz oscillator clock signal sets the RS flip-flop, and its output turns on HS MOSFET. The current sense amplifier is reset for every switching cycle.

When the HS MOSFET is on, inductor current starts to increase. The current sense amplifier senses and amplifies the inductor current. Since the current mode control is subject to sub-harmonic oscillations that peak at half the switching frequency, Ramp slope compensation is utilized; this will help to stabilize the power supply. This Ramp compensation is summed to the current sense amplifier output and compared to the error amplifier output by the PWM Comparator. When the sum of the current sense amplifier output and the slope compensation signal exceeds the EA output voltage, the RS flip-flop is reset and HS MOSFET is turned off.

For one whole cycle, if the sum of the current sense amplifier output and the slope compensation signal does not exceed the EA output, then the falling edge of the oscillator clock resets the flip-flop. The output of the Error Amplifier increases when feedback voltage ( $V_{FB}$ ) is lower than the reference voltage of 0.925V. This also increases the inductor current as it is proportional to the EA voltage.

If in one cycle the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off. When the HS MOSFET turns off, the synchronous LS MOSFET turns on until the next clock cycle begins. There is a "dead time" between the HS turn off and LS turn on that prevents the switches from "shooting through" from the input supply to ground.

The voltage loop is compensated through an internal transconductance amplifier and can be adjusted through the external compensation components.

#### Enable

Above the 'EN Rising Threshold', the internal regulator is turned on and the quiescent current can be measured above this threshold. The enable (EN) input allows the user to control turning on or off the regulator. To enable the AP6503A, EN must be pulled above the 'EN Lockout Threshold Voltage' and to disable the AP6503A, EN must be pulled below 'EN Lockout Threshold Voltage - EN Lockout Hysteresis' (2.2V - 0.22V =1.98V).

#### **External Soft Start**

Soft start is traditionally implemented to prevent the excess inrush current. This in turn prevents the converter output voltage from overshooting when it reaches regulation. The AP6503A has an internal current source with a soft start capacitor to ramp the reference voltage from 0V to 0.925V. The soft start current is 6µA. The soft start sequence is reset when there is a Thermal Shutdown, Undervoltage Lockout (UVLO) or when the part is disabled using the EN pin.

External Soft Start can be calculated from the formula below:

$$I_{SS} = C * \frac{DV}{DT}$$

Where;

I<sub>SS</sub> = Soft Start Current C = External Capacitor DV = Change in feedback voltage from 0V to maximum voltage DT = Soft Start Time

### **Current Limit Protection**

In order to reduce the total power dissipation and to protect the application, AP6503A has cycle-by-cycle current limiting implementation. The voltage drop across the internal high-side MOSFET is sensed and compared with the internally set current limit threshold. This voltage drop is sensed at about 30ns after the HS turns on. Refer to the block diagram in Figure 3. When the peak inductor current plus the slope compensation ramp exceed the set current limit threshold, current limit protection is activated. Due to the slope compensation contribution to the protection, the overall current limit changed with duty cycle. Figures 4, 5, and 6 below showed the typical peak current limit versus output voltage for 15V, 20V, and 23V input respectively. During this time the feedback voltage (V<sub>FB</sub>) drops down. When the voltage at the FB pin reaches 0.3V, the internal oscillator shifts the frequency from the normal operating frequency of 240kHz to a fold-back frequency of 80kHz. The current limit is reduced to 70% of nominal current limit when the part is operating at 80kHz. The low Fold-back frequency prevents runaway current.





9 of 16 www.diodes.com



### Undervoltage Lockout (UVLO)

Undervoltage Lockout is implemented to prevent the IC from insufficient input voltages. The AP6503A has a UVLO comparator that monitors the input voltage and the internal bandgap reference. If the input voltage falls below 4.0V, the AP6503A will disable. In this event, both HS and LS MOSFETs are turned off.

### **Overvoltage Protection**

When the AP6503A FB pin exceeds 20% of the nominal regulation voltage of 0.925V, the overvoltage comparator is tripped and the COMP pin and the SS pin are discharged to GND, forcing the high-side switch off.

#### **Thermal Shutdown**

The AP6503A has on-chip thermal protection that prevents damage to the IC when the die temperature exceeds safe margins. It implements a thermal sensing to monitor the operating junction temperature of the IC. Once the die temperature rises to approximately +160°C, the thermal protection feature gets activated. The internal thermal sense circuitry turns the IC off thus preventing the power switch from damage.

A hysteresis in the thermal sense circuit allows the device to cool down to approximately +120°C before the IC is enabled again through soft start. This thermal hysteresis feature prevents undesirable oscillations of the thermal protection circuit.

### Setting the Output Voltage

The output voltage can be adjusted from 0.925V to 20V using an external resistor divider. Table 1 shows a list of resistor selection for common output voltages. Resistor R1 is selected based on a design tradeoff between efficiency and output voltage accuracy. For high values of R1 there is less current consumption in the feedback network. However the tradeoff is output voltage accuracy due to the bias current in the error amplifier. R1 can be determined by the following equation:



Figure 7. Feedback Divider Network

When output voltage is low,	network as shown	in Figure 7 is re-	commended.

V <sub>OUT</sub> (V)	R1 (KΩ)	R2 (KΩ)
5	45.3	10
3.3	26.1	10
2.5	16.9	10
1.8	9.53	10
1.2	3	10

Table 1. Resistor Selection for Common Output Voltages



#### **Compensation Components**

The AP6503A has an external COMP pin through which system stability and transient response can be controlled. COMP pin is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system. The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_{LOAD} \times G_{CS} \times A_{VEA} \times \frac{V_{FB}}{V_{OUT}}$$

Where  $V_{FB}$  is the feedback voltage (0.925V),  $R_{LOAD}$  is the load resistor value,  $G_{CS}$  is the current sense transconductance and  $A_{VEA}$  is the error amplifier voltage gain.

The control loop transfer function incorporates two poles, one is due to the compensation capacitor (C3) and the output resistor of error amplifier, and the other is due to the output capacitor and the load resistor. These poles are located at:

$$f_{P1} = \frac{G_{EA}}{2\pi \times C3 \times A_{VEA}}$$
$$f_{P2} = \frac{1}{2\pi \times C2 \times R_{LOAD}}$$

Where GEA is the error amplifier transconductance.

One zero is present due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

$$f_{Z1} = \frac{1}{2\pi \times C3 \times R3}$$

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is crucial.

A rule of thumb is to set the crossover frequency to below one-tenth of the switching frequency. Use the following procedure to optimize the compensation components:

1. Choose the compensation resistor (R3) to set the desired crossover frequency. Determine the R3 value by the following equation:

$$R3 = \frac{2\pi \times C2 \times fc}{G_{EA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}} < \frac{2\pi \times C2 \times 0.1 \times fs}{G_{FA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}}$$

Where  $f_C$  is the crossover frequency, which is typically less than one tenth of the switching frequency.

2. Choose the compensation capacitor (C3) to achieve the desired phase margin set the compensation zero, f<sub>Z1</sub>, to below one fourth of the crossover frequency to provide sufficient phase margin. Determine the C3 value by the following equation:

$$C3 > \frac{2}{\pi \times R3 \times fc}$$

Where R3 is the compensation resistor value.

V <sub>OUT</sub> (V)	C <sub>IN</sub> /C1 (µF)	C <sub>OUT</sub> /C2 (μF)	R <sub>C</sub> /R3 (kΩ)	C <sub>C</sub> /C3 (nF)	L1 (µH)
1.2	22	47	3.24	6.8	3.3
1.8	22	47	6.8	6.8	3.3
2.5	22	47	6.8	6.8	10
3.3	22	47	6.8	6.8	10
5	22	47	6.8	6.8	10
12	22	47	6.8	6.8	15

Table 2. Recommended Component Selection



### Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value;

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{SW}}$$

Where  $\Delta I_L$  is the inductor ripple current.

And  $\,f_{SW}\,$  is the buck converter switching frequency.

Choose the inductor ripple current to be 30% of the maximum load current. The maximum inductor peak current is calculated from:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal MOSFETs. Hence choosing an inductor with an appropriate saturation current rating is important.

A 1µH to 10µH inductor with a DC current rating of at least 25% higher than the maximum load current is recommended for most applications.

For highest efficiency, the inductor's DC resistance should be less than  $200m\Omega$ . Use a larger inductance for improved efficiency under light-load conditions.

#### **Input Capacitor**

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The input capacitor has to sustain the ripple current produced during the on time on the upper MOSFET. It must hence have a low ESR to minimize the losses.

The RMS current rating of the input capacitor is a critical parameter that must be higher than the RMS input current. As a rule of thumb, select an input capacitor which has an RMs rating that is greater than half of the maximum load current.

Due to large dl/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected, otherwise, capacitor failure could occur. For most applications, a 4.7µF ceramic capacitor is sufficient.

#### **Output Capacitor**

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability and reduces the overshoot of the output voltage. The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The converter recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

Maximum capacitance required can be calculated from the following equation: ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated from the equation below:

$$Vout_{ripple} = \Delta I_{inductor} * ESR$$

An output capacitor with ample capacitance and low ESR is the best option. For most applications, a 22µF ceramic capacitor will be sufficient.

$$C_{O} = \frac{L(I_{out} + \frac{\Delta I_{inductor}}{2})^{2}}{(\Delta V + V_{out})^{2} - V_{out}^{2}}$$

Where  $\Delta V$  is the maximum output voltage overshoot.



### PC Board Layout

This is a high-switching frequency converter. Hence, attention must be paid to the switching currents interference in the layout. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces.



AP6503A is exposed at the bottom of the package and must be soldered directly to a well designed thermal pad on the PCB. This will help to increase the power dissipation.

#### **External Bootstrap Diode**

It is recommended that an external bootstrap diode be added when the input voltage is no greater than 5V or the 5V rail is available in the system. This helps to improve the efficiency of the regulator. This solution is also applicable for D > 65%. The bootstrap diode can be a low cost one such as B130 or a Schottky that has a low V<sub>F</sub>.



Figure 8. External Bootstrap Compensation Components

### **Recommended Diodes:**

Part Number	Voltage/Current Rating	Vendor
B130	30V, 1A	Diodes Incorporated
SK13	30V, 1A	Diodes Incorporated



#### **Ordering Information** AP6503A SP - 13 Package Packing SP: SO-8EP 13 : Tape & Reel 13" Tape and Reel Part Number Package Code Packaging Quantity Part Number Suffix AP6503ASP-13 SP SO-8EP 2,500/Tape & Reel -13 **Marking Information** (Top View) 5 Logo <u>YY</u> : Year : 08, 09,10~ <u>WW</u> : Week : 01~52; 52 represents 52 and 53 week 1.1 AP6503A Part No YYWWXX E SO-8EP Ο <u>G</u>: Green 1 4 ► X : Internal Code **Package Outline Dimensions** Please see http://www.diodes.com/package-outlines.html for the latest version. SO-8EP SO-8EP EXPOSED PAD Min Max Typ Dim Α 1.40 1.50 1.45 A1 0.00 0.13 b 0.30 0.50 0.40 С 0.15 0.25 0.20 D 4.95 4.85 4.90 Ε 3.90 3.80 3.85 3.85 E0 3.95 3.90 E1 5.90 6.10 6.00 1.27 е Side F 2.75 3.35 3.05 2.11 2.71 2.41 Н L 0.62 0.82 0.72 Gauge Plane Seating Plane Ν 0.35 R0.1 Q 0.60 0.70 0.65 7 EO All Dimensions in mm



## **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.





#### IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

products Diodes are provided subject Diodes' Standard Terms and Conditions of Sale 5 to (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com