

Not Recommended for New Designs



ISO7241A ISO7242A SLLS905E – MAY 2008–REVISED JANUARY 2010

ISO7240A

www.ti.com

1-Mbps QUAD DIGITAL ISOLATORS

Check for Samples: ISO7240A, ISO7241A, ISO7242A

### **FEATURES**

- 4000-V<sub>peak</sub> Isolation, 560-V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1, IEC 60950-1 and CSA Approved
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies
- Typical 25-Year Life at Rated Working Voltage (See Application Note (SLLA197) and Figure 10)
- High Electromagnetic Immunity (See Application Report (SLLA181))
- -40°C to 125°C Operating Range

## DESCRIPTION

#### APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

See the Product Notification section. The ISO7240A, ISO7241A and ISO7242A are quad-channel digital isolators with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO<sub>2</sub>) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7240A has all four channels in the same direction while the ISO7241A has three channels the same direction and one channel in opposition. The ISO7242A has two channels in each direction.

The devices have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (See ISO7240CF (SLLS869) or contact TI for a logic low failsafe option).

These devices may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Thes

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### FUNCTION DIAGRAM

SLLS905E - MAY 2008 - REVISED JANUARY 2010



Table 1. Device Function Table ISO724x <sup>(1)</sup>

INPUT V <sub>CC</sub>	OUTPUT V <sub>CC</sub>	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		н	H or Open	Н
DU	DU	L	H or Open	L
PU	PU	Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level

#### AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER <sup>(1)</sup>
ISO7240ADW	1 Mbpc	~1.5 V (TTL)	4/0	ISO7240A	ISO7240ADW (rail)
1307240ADW	1 Mbps	(CMOS compatible)	4/0	1307240A	ISO7240ADWR (reel)
ISO7241ADW	1 Mbpo	~1.5 V (TTL)	3/1	ISO7241A	ISO7241ADW (rail)
1307241ADW	1 Mbps	(CMOS compatible)	5/1	1307241A	ISO7241ADWR (reel)
	1 Mbpo	~1.5 V (TTL)	2/2	16072424	ISO7242ADW (rail)
ISO7242ADW	1 Mbps	(CMOS compatible)	2/2	ISO7242A	ISO7242ADWR (reel)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



					VALUE	UNIT
$V_{CC}$	Supply voltage	Je <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>			–0.5 to 6	V
VI	Voltage at IN	, OUT, EN			–0.5 to 6	V
I <sub>O</sub>	Output currer	nt			±15	mA
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum jun	ction temperature			170	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal and are peak voltage values.

#### **RECOMMENDED OPERATING CONDITIONS**

			MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(1)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		3.15		5.5	V
I <sub>OH</sub>	High-level output current				4	mA
I <sub>OL</sub>	Low-level output current		-4			mA
t <sub>ui</sub>	Input pulse width	ISO724xA	1			μs
1/t <sub>ui</sub>	Signaling rate	ISO724xA	0		1000	kbps
VIH	High-level input voltage (IN) (EN on all devices)	ISO724xA	2		V <sub>CC</sub>	V
VIL	Low-level input voltage (IN) (EN on all devices)	150724XA	0		0.8	V
TJ	Junction temperature				150	°C
н	External magnetic field-strength immunity per IEC certification	C 61000-4-8 and IEC 61000-4-9			1000	A/m

(1) For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

#### IEC 60747-5-2 INSULATION CHARACTERISTICS<sup>(1)</sup>

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
VIORM	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$ , t = 10 s, Partial discharge < 5 pC	672	V
V <sub>PR</sub>	Input to output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$ , Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, $V_{PR} = V_{IORM} \times 1.875$ , 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
V <sub>IOTM</sub>	Transient overvoltage	t = 60 s	4000	V
R <sub>S</sub>	Insulation resistance	$V_{IO} = 500 \text{ V at } T_S$	>10 <sup>9</sup>	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21



## ELECTRICAL CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 5-V<sup>(1)</sup> OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT		•	-j		•	
	10070404	Quiescent			1	3	
	ISO7240A 1 Mbps		$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V		1	3	mA
	ISO7241A	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		0.5		
I <sub>CC1</sub>	1 Mbps EN <sub>2</sub> at 3 V				6.5	11	mA
	10072424	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		10	16	mA
ISO7242A		1 Mbps	EN <sub>2</sub> at 3 V		10	16	mA
	ISO7240A	Quiescent	V V at 0.V All sharpeds as load EN at 2.V		15	22	~^^
	1507240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V		16	22	mA
	ISO7241A	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		13	20	mA
I <sub>CC2</sub>	1507241A	1 Mbps	EN <sub>2</sub> at 3 V		13	20	
	ISO7242A	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,		10	16	<b>س</b> ۸
	1507242A	1 Mbps	EN <sub>2</sub> at 3 V		10	16	mA
ELECT	RICAL CHAR	ACTERISTICS					
I <sub>OFF</sub>	Sleep mode	e output current	EN at 0 V, Single channel		0		μA
V	Lich lovel o	output voltage	I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.8$			V
V <sub>OH</sub>	nigh-level c	ouput voltage	$I_{OH} = -20 \ \mu A$ , See Figure 1	V <sub>CC</sub> – 0.1			v
V		utout voltogo	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level o	utput voltage	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	v
V <sub>I(HYS)</sub>	Input voltag	e hysteresis			150		mV
I <sub>IH</sub>	High-level input current Low-level input current		IN from 0 V to V <sub>CC</sub>			10	
IIL				-10			μA
CI	Input capac	itance to ground	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-m	ode transient immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

(1) For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

## SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay		40		95	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See Figure 1			10	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (2)				2	ns
tr	Output signal rise time			2		
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output			15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μS

(1) Also referred to as pulse skew.

(2)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



### ELECTRICAL CHARACTERISTICS: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT		•		-+			
	10070404	Quiescent				1	3	•
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels	, no load, $EN_2$ at 3 V		1	3	mA
	10070444	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels	, no load, EN <sub>1</sub> at 3 V,		0.5		
I <sub>CC1</sub>	ISO7241A	1 Mbps	EN <sub>2</sub> at 3 V	EN <sub>2</sub> at 3 V		6.5	11	mA
	10070404	Quiescent	$V_{\rm I} = V_{\rm CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,			10	16	
	ISO7242A	1 Mbps	EN <sub>2</sub> at 3 V	N <sub>2</sub> at 3 V		10	16	mA
	10070404	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V			9.5	15	
	ISO7240A	1 Mbps				10	15	mA
	10070444	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V,			8	13	0
I <sub>CC2</sub>	ISO7241A	1 Mbps	EN <sub>2</sub> at 3 V			8	13	mA
	10070404	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels	, no load, EN <sub>1</sub> at 3 V,		6	10	
	ISO7242A	1 Mbps	EN <sub>2</sub> at 3 V			6	10	mA
ELECTI	RICAL CHARAC	TERISTICS	·					
I <sub>OFF</sub>	Sleep mode o	utput current	EN at 0 V, Single channel			0		μA
				ISO7240A	$V_{CC} - 0.4$			
V <sub>OH</sub>	High-level out	put voltage	$I_{OH} = -4$ mA, See Figure 1	ISO724x (5-V side)	$V_{CC} - 0.8$			V
			$I_{OH} = -20 \ \mu A$ , See Figure 1		$V_{CC} - 0.1$			
V		ut voltogo	I <sub>OL</sub> = 4 mA, See Figure 1				0.4	V
V <sub>OL</sub>	Low-level outp	out voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 1				0.1	v
V <sub>I(HYS)</sub>	Input voltage I	nysteresis				150		mV
I <sub>IH</sub>	High-level inp	ut current	IN from 0.1/ to 1/				10	
IIL	Low-level inpu	it current	IN from 0 V to V <sub>CC</sub>		-10			μA
CI	Input capacita	nce to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi)$	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF
CMTI	Common-mod	e transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 4	4	25	50		kV/μs

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 3.15 V to 3.6 V.} \\ \end{array}$ 

### SWITCHING CHARACTERISTICS: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay		40		100	
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See Figure 1			11	ns
	$\mathbf{O}$				3	
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(2)</sup>			0	1	ns
t <sub>r</sub>	Output signal rise time			2		
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output			15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μS

(1) Also known as pulse skew

(2)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



Texas Instruments

www.ti.com

### ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		•					
	10070404	Quiescent				0.5	1	
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no	load, $EN_2$ at 3 V		1	2	mA
	10070444	Quiescent				4	7	
I <sub>CC1</sub>	ISO7241A	1 Mbps	$v_{I} = v_{CC}$ or 0 v, All channels, no	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V		4	7	mA
	ISO7242A	Quiescent				6	10	mA
	1507242A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V			6	10	mA
	10070404	Quiescent		$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V		15	22	
	ISO7240A	1 Mbps	$v_{I} = v_{CC}$ or 0 v, All channels, no			16	22	mA
	ISO7241A	Quiescent				13	20	
I <sub>CC2</sub>	1507241A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V			13	20	mA
	ISO7242A	Quiescent		$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V		10	16	
	1507242A	1 Mbps	$v_{I} = v_{CC}$ or 0 v, All channels, no			10	16	mA
ELECTR	ICAL CHARA	CTERISTICS						
I <sub>OFF</sub>	Sleep mode	e output current	EN at $V_{CC}$ , Single channel			0		μA
				ISO7240A	V <sub>CC</sub> – 0.4			
V <sub>OH</sub>	High-level c	output voltage	I <sub>OH</sub> = –4 mA, See Figure 1	ISO724x (5-V side)	V <sub>CC</sub> – 0.8			V
			$I_{OH} = -20 \ \mu A$ , See Figure 1		V <sub>CC</sub> – 0.1			
V			I <sub>OL</sub> = 4 mA, See Figure 1				0.4	V
V <sub>OL</sub>	Low-level o	utput voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 1				0.1	V
V <sub>I(HYS)</sub>	Input voltag	e hysteresis				150		mV
I <sub>IH</sub>	High-level in	nput current					10	٨
IIL	Low-level in	put current	IN from 0 V to V <sub>CC</sub>		-10			μA
CI	Input capac ground	itance to	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-m immunity	ode transient	$V_1 = V_{CC}$ or 0 V, See Figure 4		25	50		kV/μs

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 3.15 V to 3.6 V.} \end{array}$ 

## SWITCHING CHARACTERISTICS: $V_{cc1}$ at 3.3-V and $V_{cc2}$ at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	See Figure 1	40		100	50
PWD	Pulse-width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See Figure 1			11	ns
	Channel-to-channel output skew (2)				2.5	20
t <sub>sk(o)</sub>	Channel-to-channel output skew (-)			0	1	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		50
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output			15	20	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μS

(1) Also known as pulse skew

(2)  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



SLLS905E - MAY 2008 - REVISED JANUARY 2010

### ELECTRICAL CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3 $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

PARAMETER		ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT			į			
	10070404	Quiescent	() $()$ $()$ $()$ $()$ $()$ $()$ $()$		0.5	1	A
	ISO7240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN <sub>2</sub> at 3 V		1	2	mA
I <sub>CC1</sub>	10070444	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V,		4	7	
	ISO7241A	1 Mbps	EN <sub>2</sub> at 3 V		4	7	~ ^
	ISO7242A	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V,		6	10	mA
	1507242A	1 Mbps	EN <sub>2</sub> at 3 V		6	10	
	ISO7240A	Quiescent	(1, 1) or $(1)$ of a parado no load $(1, 1)$		9.5	15	~ ^
	1507240A	1 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN <sub>2</sub> at 3 V		10	15	mA
	ISO7241A	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V,		8	13	
I <sub>CC2</sub>		1 Mbps	EN <sub>2</sub> at 3 V		8	13	mA
	ISO7242A	Quiescent	$V_I = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V,		6	10	ША
	1507242A	1 Mbps	EN <sub>2</sub> at 3 V		6	10	
ELECT	RICAL CHARAC	TERISTICS					
I <sub>OFF</sub>	Sleep mode ou	Itput current	EN at 0 V, single channel		0		μA
V	High-level outp	ut voltogo	I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$			V
V <sub>ОН</sub>	High-level outp	ui voltage	Voltage $I_{OH} = -20 \ \mu A$ , See Figure 1				v
V		ut voltogo	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
VOL	V <sub>OL</sub> Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0.1	v
V <sub>I(HYS)</sub>	Input voltage h	ysteresis			150		mV
I <sub>IH</sub>	High-level inpu	t current	IN from 0 V or V <sub>CC</sub>			10	μA
IIL	Low-level input	current		-10			μΑ
CI	Input capacitar	nce to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode	e transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

(1) For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

### SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay		45		110	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	See Figure 1			12	ns
	Channel-to-channel output skew (2)				3.5	
t <sub>sk(o)</sub>	Channel-to-channel output skew (=)			0	1	
t <sub>r</sub>	Output signal rise time		2			ns
t <sub>f</sub>	Output signal fall time	See Figure 1		2		
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			15	20	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	20	~~
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			15	20	
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μS

(1) Also referred to as pulse skew.

(2) t<sub>sk(0)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



-V<sub>CC</sub>1

0 V

V<sub>OH</sub>

VOL

- t<sub>PHL</sub>

50%

www.ti.com

### PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50 $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

#### Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

8

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



## PARAMETER MEASUREMENT INFORMATION (continued)



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>0</sub> = 50 $\Omega$ .

#### Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .

#### Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



TEXAS INSTRUMENTS

www.ti.com

### **DEVICE INFORMATION**

#### PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP I	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
C <sub>TI</sub>	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
CIO	Barrier capacitance Input to output	V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF
CI	Input capacitance to ground	V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF

#### IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
Installation classification	Rated mains voltage ≤150 VRMS	I-IV
	Rated mains voltage ≤300 VRMS	I-III

#### **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested  $\ge$  3000 Vrms for 1 second in accordance with UL 1577.

#### **DEVICE I/O SCHEMATICS**





SLLS905E - MAY 2008 - REVISED JANUARY 2010

www.ti.com

#### THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT	
0	lunation to air	Low-K Thermal Resistance <sup>(1)</sup>		168		°C/W
$\theta_{JA}$	Junction-to-air	High-K Thermal Resistance 96.1				-C/W
$\theta_{JB}$	Junction-to-Board Thermal Resistance			61		°C/W
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance			48		°C/W
$P_D$	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.



TYPICAL CHARACTERISTIC CURVES

**APPLICATION INFORMATION** 



ISO7242A SLLS905E – MAY 2008–REVISED JANUARY 2010

**ISO7240A** 

ISO7241A

www.ti.com



#### Figure 9. Typical ISO7240A Application Circuit

#### LIFE EXPECTANCY vs. WORKING VOLTAGE



Figure 10. Time-Dependant Dielectric Breakdown Testing Results



#### PRODUCT NOTIFICATION

An ISO724xA anomaly occurs when a negative-going pulse below the specified 1  $\mu$ s minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1  $\mu$ s period.

Positive noise edges in pulses of less than the minimum specified 1  $\mu$ s have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO724xA performance, it is recommended that an appropriately sized capacitor be placed on each input of the device



Figure 11. ISO724xA Anomaly

#### **REVISION HISTORY**

Ch	nanges from Original (May 2008) to Revision A	Page
•	Changed In the PACKAGE CHARACTERISTICS table, line 1, change $L_{(IO1)}$ MIN value from 7.7mm to	8.34mm 10
Ch	nanges from Revision A (July 2008) to Revision B	Page
•	Added information to the 1st Feature bullet to include CSA and IEC 60950-1 certification	1
		10
•	Changed Figure 9 From: 20mm max.from V <sub>CCx</sub> To: 2mm max. from V <sub>CCx</sub>	12
• Ch	nanges from Revision B (December 2008) to Revision C	Page
• Ch		Page
•	nanges from Revision B (December 2008) to Revision C Changed I <sub>CC1</sub> for Quiescent and 1Mbps From: 10mA To: 11mA	Page 4



SLLS905E - MAY 2008-REVISED JANUARY 2010

INSTRUMENTS

Texas

C	nanges from Revision D (December 2009) to Revision E	Page
•	Added the IEC 60747-5-2 INSULATION CHARACTERISTIC table	3
•	Added C <sub>TI</sub> - Tracking resistance (comparative tracking index to the PACKAGE CHARACTERISTICS table	10
•	Added the IEC 60664-1 RATINGS TABLE	10



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
ISO7240ADW	NRND	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7240ADWG4	NRND	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7240ADWR	NRND	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240A	
ISO7241ADW	NRND	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7241ADWR	NRND	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7241ADWRG4	NRND	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241A	
ISO7242ADW	NRND	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	
ISO7242ADWR	NRND	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242A	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

13-Aug-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO7241A :

Enhanced Product : ISO7241A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7240ADWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7241ADWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7242ADWR	SOIC	DW	16	2000	350.0	350.0	43.0

## **DW 16**

# **GENERIC PACKAGE VIEW**

## SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016B**



## **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



## DW0016B

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0016B

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated