

April 1986 Revised November 2001

# DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

## **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74LS373 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

#### **Features**


- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines


## **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74LS373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DM74LS374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74LS374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagrams**





## **Function Tables**

#### DM74LS373

Output	Enable	D	Output
Control	G		Output
L	Н	Н	Н
L	Н	L	L
L	L	Х	$Q_0$
Н	X	Х	Z


#### DM74LS374

Output Control	Clock	D	Output
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_0$
Н	X	X	Z


before steady-state input conditions were established.

# **Logic Diagrams**

#### DM74LS373 **Transparent Latches**



#### DM74LS374 Positive-Edge-Triggered Flip-Flops



## **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 7V Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Operating Free Air Temperature Range  $0^{\circ}$ C to  $+70^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **DM74LS373** Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Voltage		2			V	
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V	
I <sub>OH</sub>	HIGH Level Output Current				-2.6	mA	
I <sub>OL</sub>	LOW Level Output Current				24	mA	
t <sub>W</sub>	Pulse Width Er	nable HIGH	15			no	
	(Note 3) Er	nable LOW	15			ns	
t <sub>SU</sub>	Data Setup Time (Note 2) (Note 3)		5↓			ns	
t <sub>H</sub>	Data Hold Time (Note 2) (Note 3)		20↓			ns	
T <sub>A</sub>	Free Air Operating Temperature	;	0		70	°C	

Note 2: The symbol  $(\downarrow)$  indicates the falling edge of the clock pulse is used for reference.

Note 3:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

#### **DM74LS373 Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.4	3.1		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	2.4	3.1		V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max				
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
		I <sub>OL</sub> = 12 mA, V <sub>CC</sub> = Min			0.4	İ
I	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I <sub>OZH</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 2.7V$			20	μА
	HIGH Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Max$			20	μΛ
I <sub>OZL</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 0.4V$			-20	μА
	LOW Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Max$			-20	μΛ
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 5)	-50		-225	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = Max, OC = 4.5V,$		24	40	mA
		D <sub>n</sub> , Enable = GND		24	70	111/4

**Note 4:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

# **DM74LS373 Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol Parameter			$R_L = 667\Omega$				
		From (Input)	C <sub>L</sub> = 45 pF		C <sub>L</sub> = 150 pF		Units
		To (Output)	Min	Max	Min	Max	İ
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Data to Q		18		26	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Data to Q		18		27	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Q		30		38	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Q		30		36	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output	Output Control to Any Q		28		36	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output	Output Control to Any Q		36		50	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output (Note 6)	Output Control to Any Q		20			ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output (Note 6)	Output Control to Any Q		25			ns

**Note 6:** C<sub>L</sub> = 5 pF.

# **DM74LS374** Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	Supply Voltage		5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current				-2.6	mA
I <sub>OL</sub>	LOW Level Output Current				24	mA
t <sub>W</sub>	Pulse Width C	Clock HIGH	15			20
	(Note 8)	Clock LOW	15			ns
t <sub>SU</sub>	Data Setup Time (Note 7) (Note	8)	20↑			ns
t <sub>H</sub>	Data Hold Time (Note 7) (Note 8	3)	1↑			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 7: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 8:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

## **DM74LS374 Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	(Note 9)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.4	3.1		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	2.7	3.1		·
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max		0.35	0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.55	0.5	V
		I <sub>OL</sub> = 12 mA, V <sub>CC</sub> = Min		0.25	0.4	
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I <sub>OZH</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 2.7V$			20	μА
	HIGH Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Max$			20	μΛ
I <sub>OZL</sub>	Off-State Output Current with	$V_{CC} = Max, V_O = 0.4V$			-20	μА
	LOW Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Max$			-20	μΑ
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 10)	-50		-225	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = Max$ , $D_n = GND$ , $OC = 4.5V$		27	45	mA

Note 9: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

# **DM74LS374 Switching Characteristics**


at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

	Parameter		$R_L = 667\Omega$				
Symbol		C <sub>L</sub> =	C <sub>L</sub> = 45 pF		C <sub>L</sub> = 150 pF		
		Min	Max	Min	Max	1	
f <sub>MAX</sub>	Maximum Clock Frequency	35		20		MHz	
t <sub>PLH</sub>	Propagation Delay Time		28		32	ns	
	LOW-to-HIGH Level Output				32	ns	
t <sub>PHL</sub>	Propagation Delay Time		20	28	38	ns	
	HIGH-to-LOW Level Output	20		30	115		
t <sub>PZH</sub>	Output Enable Time		28	В	44	ns	
	to HIGH Level Output		20				
t <sub>PZL</sub>	Output Enable Time		29	28	44	ns	
	to LOW Level Output		20				
t <sub>PHZ</sub>	Output Disable Time		20	20		ns	
	from HIGH Level Output (Note 11)	20			115		
t <sub>PLZ</sub>	Output Disable Time		25	25		ns	
	from LOW Level Output (Note 11)		25			115	

**Note 11:** C<sub>L</sub> = 5 pF.



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L <sub>0.15±0.05</sub> 0.15-0.25 1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G)