XS1-L01A-TQ128 Datasheet






Table of Contents

| 1 | Features |
|----|----------------------------------|
| 2 | Pin Configuration |
| 3 | Signal Description |
| 4 | Block Diagram |
| 5 | Product Overview |
| 6 | DC and Switching Characteristics |
| 7 | Package Information |
| 8 | Ordering Information |
| 9 | Development Tools |
| 10 | Addendum: XMOS USB Interface |
| 11 | Device Errata |
| 12 | Associated Design Documentation |
| 13 | Related Documentation |
| 14 | Revision History |

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



1 Features

► Single-Tile Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Up to 500 MIPS shared between up to 8 real-time logical cores
- Each logical core has:
 - Guaranteed throughput of between 1/4 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32-64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

► Programmable I/O

- 64 general-purpose I/O pins, configurable as input or output
- Port sampling rates of up to 60 MHz with respect to an external clock
- 32 channel ends for communication with other cores, on or off-chip

▶ Memorv

- 64KB internal single-cycle SRAM for code and data storage
- 8KB internal OTP for application boot code

▶ JTAG Module for On-Chip Debug

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40 °C to 85 °C

Speed Grade

- 5: 500 MIPS
- 4: 400 MIPS


▶ Power Consumption

- Active Mode
 - 200 mA at 500 MHz (typical)
 - 160 mA at 400 MHz (typical)
- Standby Mode
 - $-14 \,\mathrm{mA}$
- Sleep Mode
 - Programmable PCU module puts device into sleep mode
 - Wakeup on external signal or timeout

▶ 128-pin TQFP package 0.4 mm pitch



2 Pin Configuration





3 Signal Description

| Module | Signal | Function | Type | Active | Properties |
|--------|-----------|---|-------------|-------------|----------------------------------|
| | PU=Pul | l Up, PD=Pull Down, ST=Schmitt Trigger Inpu | t, OT=Outp | ut Tristate | S=Switchable |
| | | R_S =Required for SPI boot (§5.6), R_U =Req | uired for U | SB-enabled | devices (§10) |
| | GND | Digital ground | GND | - | |
| | VDD | Digital tile power | PWR | _ | |
| | VDDIO | Digital I/O power | PWR | _ | |
| | PLL_AGND | Analog ground for PLL | GND | _ | |
| Power | PLL_AVDD | Analog PLL power | PWR | _ | |
| rowei | PCU_VDD | PCU tile power | PWR | _ | |
| | PCU_VDDIO | PCU I/O supply | PWR | _ | |
| | OTP_VCC | OTP power supply | PWR | _ | |
| | OTP_VPP | OTP programming voltage | PWR | _ | |
| | RST_N | Global reset input | Input | Low | PU, ST |
| PLL | CLK | PLL reference clock | Input | _ | PD, ST |
| PLL | MODE[3:0] | Boot mode select | Input | _ | PU, ST |
| | TDI | Test data input | Input | _ | PU, ST |
| | TDO | Test data output | Output | - | PD, OT |
| ITAC | TMS | Test mode select | Input | _ | PU, ST |
| JTAG | TRST_N | Test reset input | Input | Low | PU, ST |
| | TCK | Test clock | Input | _ | PU, ST |
| | DEBUG_N | Multi-chip debug | 1/0 | Low | PU |
| | PCU_WAKE | Wakeup reset | Input | <u> </u> | PD, ST |
| PCU | PCU_GATE | Power control gate control | Output | _ | OT |
| | PCU_CLK | Clock input | Input | _ | PD, ST |
| | X0D00 | P1A ⁰ | 1/0 | _ | PD _S , R _S |
| | X0D01 | XLA ^{4o} _{5h} P1B ⁰ | 1/0 | _ | PD _S , R _S |
| | X0D02 | XLA _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰ | 1/0 | _ | PD _S , R _U |
| | X0D03 | XLA _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹ | 1/0 | _ | PD _S , R _U |
| | X0D04 | XLA _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²² | 1/0 | _ | PDs, Ru |
| | X0D05 | XLA ⁰⁰ _{2h/5h} P4B ¹ P8A ³ P16A ³ P32A ²³ | I/O | _ | PD _S , R _U |
| | X0D06 | XLA _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴ | 1/0 | _ | PD _S , R _U |
| | X0D07 | XLA ^{Ti} _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵ | I/O | _ | PD _S , R _U |
| | X0D08 | XLA _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶ | 1/0 | _ | PD _S , R _U |
| | X0D09 | XLA _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷ | 1/0 | _ | PDs, Ru |
| | X0D10 | XLA ⁴ i P1C ⁰ | I/O | _ | PD _S , R _S |
| I/O | X0D11 | P1D ⁰ | I/O | _ | PD _S , R _S |
| 1/0 | X0D12 | P1E ⁰ | 1/0 | _ | PD _S , R _U |
| | X0D13 | XLB ⁴⁰ _{5b} P1F ⁰ | I/O | _ | PD _S , R _U |
| | X0D14 | XLB _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸ | I/O | _ | PDs, Ru |
| | X0D15 | XLB ²⁰ P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹ | 1/0 | _ | PD _S , R _U |
| | X0D16 | XLB _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰ | I/O | - | PD _S , R _U |
| | X0D17 | XLB ⁰⁰ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹ | I/O | _ | PD _S , R _U |
| | X0D18 | XLB ⁰ⁱ _{2b/5b} P4D ² P8B ⁴ P16A ¹² | I/O | _ | PD _S , R _U |
| | X0D19 | XLB ¹¹ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³ | 1/0 | _ | PD _S , R _U |
| | X0D20 | XLB ²ⁱ P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰ | 1/0 | _ | PD _S , R _U |
| | X0D21 | XLB ³ⁱ _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹ | I/O | _ | PD _S , R _U |
| | X0D22 | XLB ⁴ⁱ _{5b} P1G ⁰ | 1/0 | _ | PD _S , R _U |
| | X0D23 | P1H ⁰ | 1/0 | _ | PD _S , R _U |


(continued)



| Module | Name | Function | Type | Active | Properties |
|----------|---------|---|------|--------|----------------------------------|
| | X0D24 | P11 ⁰ | I/O | _ | PDs |
| | X0D25 | P1J ⁰ | I/O | _ | PDs |
| | X0D26 | P4E ⁰ P8C ⁰ P16B ⁰ | I/O | _ | PD _S , R _U |
| | X0D27 | P4E ¹ P8C ¹ P16B ¹ | I/O | _ | PD _S , R _U |
| | X0D28 | P4F ⁰ P8C ² P16B ² | I/O | _ | PD _S , R _U |
| | X0D29 | P4F ¹ P8C ³ P16B ³ | I/O | _ | PD _S , R _U |
| | X0D30 | P4F ² P8C ⁴ P16B ⁴ | I/O | _ | PD _S , R _U |
| | X0D31 | P4F ³ P8C ⁵ P16B ⁵ | I/O | _ | PD _S , R _U |
| | X0D32 | P4E ² P8C ⁶ P16B ⁶ | I/O | _ | PD _S , R _U |
| | X0D33 | P4E ³ P8C ⁷ P16B ⁷ | I/O | _ | PD _S , R _U |
| | X0D34 | P1K ⁰ | I/O | _ | PDs |
| | X0D35 | P1L ⁰ | I/O | _ | PDs |
| | X0D36 | P1M ⁰ P8D ⁰ P16B ⁸ | I/O | _ | PDs |
| | X0D37 | P1N ⁰ P8D ¹ P16B ⁹ | I/O | _ | PD _S , R _U |
| | X0D38 | P1O ⁰ P8D ² P16B ¹⁰ | I/O | _ | PDs, Ru |
| | X0D39 | P1P ⁰ P8D ³ P16B ¹¹ | I/O | _ | PD _S , R _U |
| | X0D40 | P8D ⁴ P16B ¹² | I/O | _ | PD _S , R _U |
| | X0D41 | P8D ⁵ P16B ¹³ | I/O | _ | PD _S , R _U |
| | X0D42 | P8D ⁶ P16B ¹⁴ | I/O | _ | PD _S , R _U |
| 1/0 | X0D43 | P8D ⁷ P16B ¹⁵ | I/O | _ | PU _S , R _U |
| I/O | X0D49 | XLC _{5b} ⁴⁰ P32A ⁰ | I/O | _ | PDs |
| | X0D50 | XLC _{5b} P32A ¹ | I/O | _ | PDs |
| | X0D51 | XLC _{5b} P32A ² | I/O | _ | PDs |
| | X0D52 | $XLC_{2b/5b}^{10}$ P32A ³ | I/O | _ | PDs |
| | X0D53 | XLC ₂₆ / ₅₆ P32A ⁴ | I/O | _ | PDs |
| | X0D54 | XLC _{2b/5b} P32A ⁵ | I/O | _ | PDs |
| | X0D55 | XLC _{2b/5b} P32A ⁶ | I/O | _ | PDs |
| | X0D56 | XLC _{5b} ²ⁱ P32A ⁷ | I/O | _ | PDs |
| | X0D57 | XLC ³¹ P32A ⁸ | I/O | _ | PDs |
| | X0D58 | XLC ⁴ⁱ _{5b} P32A ⁹ | I/O | _ | PDs |
| | X0D61 | XLD _{5b} ⁴⁰ P32A ¹⁰ | I/O | _ | PDs |
| | X0D62 | XLD _{5b} P32A ¹¹ | I/O | _ | PDs |
| | X0D63 | XLD _{5b} ²⁰ P32A ¹² | I/O | _ | PDs |
| | X0D64 | $XLD_{2b/5b}^{1o}$ P32A ¹³ | I/O | _ | PDs |
| | X0D65 | XLD _{2b/5b} P32A ¹⁴ | I/O | _ | PDs |
| | X0D66 | XLD ⁰ⁱ _{2b/5b} P32A ¹⁵ | I/O | _ | PDs |
| | X0D67 | XLD _{2b/5b} P32A ¹⁶ | I/O | _ | PDs |
| | X0D68 | XLD _{5b} P32A ¹⁷ | I/O | _ | PDs |
| | X0D69 | XLD _{5b} P32A ¹⁸ | I/O | _ | PDs |
| | X0D70 | XLD ⁴ⁱ _{5b} P32A ¹⁹ | I/O | _ | PDs |
| Reserved | RSVD_NC | Reserved (do not connect) | | _ | |



4 Block Diagram





5 Product Overview

The XMOS XS1-L01A-TQ128 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of a single xCORE Tile, which comprises a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processor runs mutiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. Multiple devices can be deployed and connected using an integrated switching network, enabling more resources to be added to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

5.1 Logical cores, Synchronizers and Locks

The xCORE Tile has up to eight active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued roundrobin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least 1/n cycles (for n cores). Figure 1 shows the guaranteed core performance depending on the number of cores used.

Figure 1: Core performance

| Speed Grade | | Minim | um MIF | S per o | ore (fo | r <i>n</i> co | res) | |
|-------------|-----|-------|--------|---------|---------|---------------|------|----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 400 MHz | 100 | 100 | 100 | 100 | 80 | 67 | 57 | 50 |
| 500 MHz | 125 | 125 | 125 | 125 | 100 | 83 | 71 | 63 |

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.



5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over xConnect Links and routed through switches. The links operate in either 2bit/direction or 5bit/direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link. A total of four 5bit links are available between both cores.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

5.3 Ports and Clock Blocks

Ports provide an interface between the logical cores and I/O pins. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The operation of each port is synchronized to a clock block. A clock block can be connected to an external clock input, or it can be run from the divided reference clock. A clock block can also output its signal to a pin. On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

The ports and links are multiplexed, allowing the pins to be configured for use by ports of different widths or links. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Timers

Timers are 32-bit counters that are relative to the xCORE Tile reference clock. A timer is defined to tick every 10 ns. This value is derived from the reference clock, which is configured to tick at 100 MHz by default.

5.5 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 2:

Figure 2 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

| Figure 2: |
|----------------|
| PLL multiplier |
| values and |
| MODE pins |

| Oscillator | MC | DDE | Tile | PLL Ratio | PLL | setting | gs | |
|------------|----|-----|----------------|-----------|-----|---------|----|--|
| Frequency | 1 | 0 | Frequency | | OD | F | R | |
| 5-13 MHz | 0 | 0 | 130-399.75 MHz | 30.75 | 1 | 122 | 0 | |
| 13-20 MHz | 1 | 1 | 260-400.00 MHz | 20 | 2 | 119 | 0 | |
| 20-48 MHz | 1 | 0 | 167-400.00 MHz | 8.33 | 2 | 49 | 0 | |
| 48-100 MHz | 0 | 1 | 196-400.00 MHz | 4 | 2 | 23 | 0 | |

OD, F and R must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3 GHz$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register.

The MODE pins must be held at a static value until the third rising edge of the system clock following the deassertion of the system reset.

For 500 MHz parts, once booted, the PLL must be reprogrammed to provide this tile frequency. The XMOS tools perform this operation by default.

Further details on configuring the clock can be found in the XS1-L Clock Frequency Control document, X1433.

5.6 Boot ROM

The xCORE Tile boot procedure is illustrated in Figure 3. In normal usage, MODE[3:2] controls the boot source according to the table in Figure 4. If bit 5 of the security register (see $\S5.7.1$) is set, the device boots from OTP.




Figure 3: Boot procedure



| MODE[3] | MODE[2] | Boot So | urce | | | | | | | | | |
|---------|----------|---------------------------------------|----------------------|----------------------------|--|--|--|--|--|--|--|--|
| 0 | 0 | None: D | evice wait | ts to be booted via JTAG | | | | | | | | |
| 0 | 1 | Reserved | d | | | | | | | | | |
| 1 | 0 | xConnec | nnect Link B | | | | | | | | | |
| | | SPI | | | | | | | | | | |
| | | Pin ^A | A Signal Description | | | | | | | | | |
| 1 | 1 | X0D00 | MISO | Master In Slave Out (Data) | | | | | | | | |
| ı | ' | X0D01 | SS | Slave Select | | | | | | | | |
| | | X0D10 | X0D10 SCLK Clock | | | | | | | | | |
| | | X0D11 MOSI Master Out Slave In (Data) | | | | | | | | | | |

Figure 4: Boot source pins

5.7 OTP

The xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

5.7.1 Security Register

The security register enables the following security features:

- ▶ Secure Boot: The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- ▶ **Disable JTAG**: The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- ▶ Disable Link access: Other tiles are forbidden access to the processor state via the system switch.
 - Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.
- ▶ **Disable Global Debug access**: Disables access to the DEBUG_N pin.



A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

▶ OTP Master and Sector Lock: Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.8 SRAM

The xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.




Figure 5: JTAG chain structure

The JTAG chain structure is illustrated in Figure 5. Directly after reset, two TAP controllers are present in the JTAG chain: the boundary scan TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin.



This pin should have an external pull up of $4K7-47K\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 6.

Figure 6: IDCODE return value

| В | t31 | | | | | | | | | | | D | evice | e Ide | ntifi | catio | n R | egist | er | | | | | | | | | | | В | it0 |
|---|-----|--------|---|---|---|---|---|---|---|----|------|-----|-------|-------|-------|-------|-----|-------|----|---|---|---|-----|------|------|-------|-------|---|---|-------|-----|
| | V | ersion | | | | | | | | Pa | rt N | umb | er | | | | | | | | | | Man | ufac | ture | r Ide | ntity | , | | | 1 |
| 0 | (| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| | | 0 | | | (|) | | | (|) | | | (|) | | | | 2 | | | - | 5 | | | 3 | 3 | | | 3 | 3 | |

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 7. The OTP User ID field is read from bits [22:31] of the security register (all zero on unprogrammed devices).

Figure 7: USERCODE return value

| В | it3 | 1 | | | | | | | | | | | | - | Jser | code | Reg | jiste | r | | | | | | | | | | | | В | it0 |
|---|-----|---|---|---|------|------|----|---|---|---|---|-----|------|-----|------|------|-----|-------|---|---|---|-------|------|-------|------|---|---|---|---|---|---|-----|
| | | | | 0 | TP (| Jser | ID | | | | | Unu | ısed | | | | | | | | | Silio | on I | Revis | sion | | | | | | | |
| 0 |) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | (|) | | | (| 0 | | | (| 0 | | | - : | 2 | | | 8 | 3 | | | (|) | | | (|) | | | C |) | |

5.10 PCU

The PCU can be used to isolate the core voltage of the device and reapply it under a controlled condition known as *sleep mode*. In sleep mode, all data in the SRAM is lost. The device recovers into functional mode under the control of an external PCU_WAKE signal or an internal timer.

If the PCU is not required, PCU_WAKE should be left unconnected, PCU_GATE should be left unconnected and PCU_CLK must be tied to CLK.

5.11 Power Supplies

The device has the following types of power supply pins:

- ▶ VDD pins for the xCORE Tile tile
- ▶ VDDIO pins for the I/O lines
- PLL_AVDD pins for the PLL
- ▶ PCU_VDD and PCU_VDDIO pins for the PCU
- ▶ OTP_VCC pins for the OTP
- ► OTP_VPP pins for faster programming the OTP (optional)

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.



The VDDIO supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a $4.7\,\Omega$ resistor and $100\,\text{nF}$ multi-layer ceramic capacitor) is recommended on this pin.

The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.

The OTP_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.

The following ground pins are provided:

- ▶ PLL AGND for PLL AVDD
- ► GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §5.6). RST_N and must be asserted low during and after power up for 100 ns.



6 DC and Switching Characteristics

6.1 Operating Conditions

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|-----------|--|------|------|------|-------|-------|
| VDD | Tile DC supply voltage | 0.95 | 1.00 | 1.05 | V | |
| VDDIO | I/O supply voltage | 3.00 | 3.30 | 3.60 | V | |
| PLL_AVDD | PLL analog supply | 0.95 | 1.00 | 1.05 | V | |
| PCU_VDD | PCU tile DC supply voltage | 0.95 | 1.00 | 1.05 | V | |
| PCU_VDDIO | PCU I/O DC supply voltage | 3.00 | 3.30 | 3.60 | V | |
| OTP_VCC | OTP supply voltage | 3.00 | 3.30 | 3.60 | V | |
| OTP_VPP | OTP external programming voltage (optional program only) | 6.18 | 6.50 | 6.83 | V | |
| CI | xCORE Tile I/O load capacitance | | | 25 | pF | |
| Та | Ambient operating temperature (Commercial) | 0 | | 70 | °C | |
| | Ambient operating temperature (Industrial) | -40 | | 85 | °C | |
| Tj | Junction temperature | | | 125 | °C | |
| Tstg | Storage temperature | -65 | | 150 | °C | |

Figure 8: Operating conditions

6.2 DC Characteristics

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|----------------------|-------|-----|------|-------|-------|
| V(IH) | Input high voltage | 2.00 | | 3.60 | V | Α |
| V(IL) | Input low voltage | -0.30 | | 0.70 | V | Α |
| V(OH) | Output high voltage | 2.70 | | | V | B, C |
| V(OL) | Output low voltage | | | 0.60 | V | B, C |
| R(PU) | Pull-up resistance | | 35K | | Ω | D |
| R(PD) | Pull-down resistance | | 35K | | Ω | D |

Figure 9: DC characteristics

- A All pins except power supply pins.
- B Ports 1A, 1D, 1E, 1H, 1I, 1J, 1K and 1L are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.
- C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.
- D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry.

6.3 ESD Stress Voltage

Figure 10: ESD stress voltage

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|------------------|-------|-----|------|-------|-------|
| HBM | Human body model | -2.00 | | 2.00 | KV | |
| MM | Machine model | -200 | | 200 | V | |



6.4 Reset Timing

Figure 11: Reset timing

| Symbol | Parameters | MIN | TYP | MAX | UNITS | Notes |
|---------|---------------------|-----|-----|-----|-------|-------|
| T(RST) | Reset pulse width | 5 | | | us | |
| T(INIT) | Initialization time | | | 150 | μs | Α |

A Shows the time taken to start booting after RST_N has gone high.

6.5 Power Consumption

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|-----------|------------------------------------|-----|-----|-----|---------|------------|
| I(DDCQ) | Quiescent VDD current | | 14 | | mA | A, B, C |
| PD | Tile power dissipation | | 450 | | µW/MIPS | A, D, E, F |
| IDD | Active VDD current (Speed Grade 4) | | 160 | 330 | mA | A, G |
| | Active VDD current (Speed Grade 5) | | 200 | 330 | mA | A, H |
| I(ADDPLL) | PLL_AVDD current | | | 7 | mA | 1 |

Figure 12: xCORE Tile currents

- A Use for budgetary purposes only.
- B Assumes typical tile and I/O voltages with no switching activity.
- C Includes PLL current.
- D Assumes typical tile and I/O voltages with nominal switching activity.
- E Assumes 1 MHz = 1 MIPS.
- F PD(TYP) value is the usage power consumption under typical operating conditions.
- G Measurement conditions: VDD = $1.0\,\text{V}$, VDDIO = $3.3\,\text{V}$, $25\,^{\circ}\text{C}$, $400\,\text{MHz}$, average device resource usage.
- H Measurement conditions: VDD = $1.0\,\text{V}$, VDDIO = $3.3\,\text{V}$, $25\,^{\circ}\text{C}$, $500\,\text{MHz}$, average device resource usage.
- I PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-L Power Consumption document, X2999.



6.6 Clock

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|--|------|-----|-----|-------|-------|
| f | Frequency | 4.22 | 20 | 100 | MHz | |
| SR | Slew rate | 0.10 | | | V/ns | |
| TJ(LT) | Long term jitter (pk-pk) | | | 2 | % | Α |
| f(MAX) | Processor clock frequency (Speed Grade 4) | | | 400 | MHz | В |
| | Processor clock frequency (Speed Grade 5) | | | 500 | MHz | В |

Figure 13: Clock

A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

Further details can be found in the XS1-L Clock Frequency Control document, X1433.

The OTP may be programmed using its internal charge pump or by supplying a 6.5V VPP programming voltage on the OTP_VPP pin. Unless a programming cycle is underway the OTP_VPP pins should be left undriven.

6.7 xCORE Tile I/O AC Characteristics

Figure 14: I/O AC characteristics

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------------|---|-----|-----|-----|-------|-------|
| T(XOVALID) | Input data valid window | 8 | | | ns | |
| T(XOINVALID) | Output data invalid window | 9 | | | ns | |
| T(XIFMAX) | Rate at which data can be sampled with respect to an external clock | | | 60 | MHz | |

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.



6.8 xConnect Link Performance

Figure 15: Link performance

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|------------|--------------------------------|-----|-----|-----|--------|-------|
| B(2blinkP) | 2b link bandwidth (packetized) | | | 87 | MBit/s | A, B |
| B(5blinkP) | 5b link bandwidth (packetized) | | | 217 | MBit/s | A, B |
| B(2blinkS) | 2b link bandwidth (streaming) | | | 100 | MBit/s | В |
| B(5blinkS) | 5b link bandwidth (streaming) | | | 250 | MBit/s | В |

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

6.9 JTAG Timing

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|----------|-------------------------------|-----|-----|-----|-------|-------|
| f(TCK_D) | TCK frequency (debug) | | | 18 | MHz | |
| f(TCK_B) | TCK frequency (boundary scan) | | | 10 | MHz | |
| T(SETUP) | TDO to TCK setup time | 5 | | | ns | Α |
| T(HOLD) | TDO to TCK hold time | 5 | | | ns | Α |
| T(DELAY) | TCK to output delay | | | 15 | ns | В |

Figure 16: JTAG timing


All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.

B 7.5 ns symbol time.


A Timing applies to TMS and TDI inputs.


B Timing applies to TDO output from negative edge of TCK.

Package Information




| SYMBOL | Min. | Nom. | Max. |
|-----------|-----------|---------|------|
| A | - | - | 1.20 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| ь | 0.13 | 0.18 | 0.23 |
| b1 | 0.13 | 0.16 | 0.19 |
| Q Q | 10 | 3.00 BS | C |
| D1 | 14 | 4.00 BS | iC |
| е | 0 | .40 BS | C |
| E | 16.00 BSC | | |
| E1 | 14 | 4.00 BS | SC . |
| θ | 0° | 3.5° | 7° |
| 61 | 0° | - | - |
| 62 | 11* | 12° | 13° |
| θ3 | 11* | 12* | 13° |
| С | 0.09 | - | 0.20 |
| c1 | 0.09 | - | 0.16 |
| L | 0.45 | 0.60 | 0.75 |
| Ľ | 1.00 REF | | |
| R1 | 0.08 | - | _ |
| R2 | 0.08 | - | 0.20 |
| | | | |





| REF | TOLERANCES OF FORM AND POSITION |
|-----|---------------------------------|
| aaa | 0.20 |
| bbb | 0.20 |
| ccc | 0.08 |
| ddd | 0.07 |



| LF Ref# | Symbol | Min | Nom | Max |
|------------|--------|------|------|------|
| L-17-09011 | DS | 4.60 | 4.70 | 4.80 |
| | E2 | 4.60 | 4.70 | 4.80 |

PLATING

SECTION B-B SCALE : 50:1

NDTE:

① DATUM A-B AND D TO DETERMINE AT DATUM PLANE H.
② TO BE DETERMINED AT SEATING DATUM PLAN C.
② DIMENSION DI AND EI DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. SI AND EI ARE MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
④ DIMENSION DO DOSE NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT MINIMUM PACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 mm FIRE 0.4mm AND 0.5 mm PITCH PACKAGE.
⑤ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
⑥ AI IS THE DEFINED AS THE DISTANCE FROM THE SEATING PLAN TO THE LOWEST POINT ON THE LOWEST POINT ON THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE LOWEST POINT ON THE PLAN FROM THE SEATING PLAN TO THE PLAN FROM THE SEATING PLAN THE PLAN FROM THE PLAN FROM THE SEATING PLAN THE PLAN FROM THE SEATING PLAN THE PLAN FROM THE PLAN FROM THE SEATING PLAN THE PLAN FROM T



7.1 Part Marking




Figure 17: Part marking scheme

8 Ordering Information

Figure 18: Orderable part numbers

| Product Code | Marking | Qualification | Speed Grade |
|------------------------|--------------|---------------|-------------|
| XS1-L01A-TQ128-C4 | MCYYWWL1 | Commercial | 400 MHz |
| XS1-L01A-TQ128-C5 | MCYYWWL1 C5 | Commercial | 500 MHz |
| XS1-L01A-TQ128-I4 | MCYYWWL1 I4 | Industrial | 400 MHz |
| XS1-L01A-TQ128-I5 | MCYYWWL1 I5 | Industrial | 500 MHz |
| XS1-L01A-TQ128-C5-THS* | MCYYWWL1 TH5 | Commercial | 500 MHz |

^{*} MOQ and signed license agreement with XMOS required for access to Thesycon USB Audio Class 2.0 Production Driver (XS1-L1 Windows).

9 Development Tools

XMOS provides a comprehensive suite of development tools. Source files, timing scripts and a board design file are input to the compiler toolchain which produces a binary executable. This executable file can be simulated, loaded onto the device and debugged over JTAG, programmed into flash memory on the board or written to OTP memory on the device. The tools can also encrypt the flash image and write the decrpytion key securely to OTP memory.

The tools can be driven from either a graphical development environment or the command line and are supported on Windows, Linux and MacOS X. The tools are available at no cost from xmos.com/downloads. Information on using the tools is provided in a separate user guide, X1013.



10 Addendum: XMOS USB Interface

XMOS provides a low-level USB interface for connecting the device to a USB transceiver using the UTMI+ Low Pin Interface (ULPI). The ULPI signals must be connected to the pins named in Figure 19. Note also that some ports on the same tile are used internally and are not available for use when the USB driver is active (they are available otherwise).

| Pin | Signal |
|-------|-------------------------|
| XnD02 | |
| XnD03 | |
| XnD04 | |
| XnD05 | Unavailable when USB |
| XnD06 | active |
| XnD07 | |
| XnD08 | |
| XnD09 | |

| Pin | Signal |
|----------------|--------------|
| XnD12 | ULPI_STP |
| X <i>n</i> D13 | ULPI_NXT |
| XnD14 | ULPI_DATA[0] |
| X <i>n</i> D15 | ULPI_DATA[1] |
| X <i>n</i> D16 | ULPI_DATA[2] |
| X <i>n</i> D17 | ULPI_DATA[3] |
| XnD18 | ULPI_DATA[4] |
| X <i>n</i> D19 | ULPI_DATA[5] |
| XnD20 | ULPI_DATA[6] |
| XnD21 | ULPI_DATA[7] |
| XnD22 | ULPI_DIR |
| XnD23 | ULPI_CLK |
| | |

| Pin | Signal |
|----------------|-------------------------|
| XnD26 | |
| XnD27 | |
| XnD28 | |
| XnD29 | Unavailable when USB |
| XnD30 | active |
| X <i>n</i> D31 | |
| XnD32 | |
| XnD33 | |

| XnD37 | |
|----------------|-------------|
| X <i>n</i> D38 | |
| XnD39 | Unavailable |
| XnD40 | when USB |
| X <i>n</i> D41 | active |
| XnD42 | |
| X <i>n</i> D43 | |

Figure 19: ULPI signals provided by the XMOS USB driver

11 Device Errata

This section describes minor operational differences from the data sheet and recommended workarounds. As device and documentation issues become known, this section will be updated the document revised.

To guarantee a logic low is seen on the pins RST_N, DEBUG_N, MODE[3:0], TRST_N, TMS, TCK and TDI, the driving circuit should present an impedance of less than $100\,\Omega$ to ground. Usually this is not a problem for CMOS drivers driving single inputs. If one or more of these inputs are placed in parallel, however, additional logic buffers may be required to guarantee correct operation.

For static inputs tied high or low, the relevant input pin should be tied directly to GND or VDDIO.



12 Associated Design Documentation

| Document Title | Information | Document Number |
|--|--|-----------------|
| XS1-L Hardware Design Checklist | Board design checklist | X6277 |
| Device Package User Guide | Land pattern, solder paste, ground recommendations | X4979 |
| Estimating Power Consumption For XS1-L Devices | Power consumption | X4271 |
| Programming XC on XMOS Devices | Timers, ports, clocks, cores and channels | X9577 |
| XMOS Tools User Guide | Compilers, assembler and linker/mapper | X1013 |
| | Timing analyzer and debugger | |
| | Flash and OTP programming utilities | |

► Example schematic diagrams detailing minimal system configurations are available from http://www.xmos.com/support/silicon.

13 Related Documentation

| Document Title | Information | Document Number |
|---|-------------------------------------|-----------------|
| The XMOS XS1 Architecture | ISA manual | X7879 |
| XS1 Port I/O Timing | Port timings | X5821 |
| XS1-L System Specification | Link, switch and system information | X2725 |
| XS1-L Link Performance and Design Guidelines | Link timings | X2999 |
| XS1-L Clock Frequency Control | Advanced clock control | X1433 |
| XS1-L Active Power Conservation | Low-power mode during idle | X5512 |



14 Revision History

The page numbers in this section refer to this document.

Rev. X1154J-10/12

- 1. Renamed XCore to xCORE Tile, and Thread to Core.
- 2. Instruction description updated page 2.
- 3. Updated PL section page 8.

Rev. X1154I-05/12-B

1. Block diagram updated: pins listed sequentially, 4-bit ports updated - page 6.

Rev. X1154H-05/12

- 1. Input voltage use for 1-bit ports updated footnote on page 14.
- 2. Pull up/down information updated for JTAG/MODE pins on page 4.
- 3. Updated use of TRST_N on page 11.
- 4. Clarified tables of pins used by USB Interface on page 19.
- 5. OTP section updated and moved before SRAM on page 11.

Rev. X1154G-03/12

- 1. Removed "Volatile" from Memory description on page 2.
- 2. Updated 32-bit port connection in block diagram on page 6.

Rev. X1154F-05/11

1. Changed XMOS Link references to XLA format in Signal Description on page 4.

Rev. X1154E-01/11

- 1. Replaced "Port Pin Table" with "Signal Description" on page 4.
- 2. Updated "ULPI" on page 19 with set of disabled signals.
- 3. Removed "Device Configuration".
- 4. Added "Associated Design Documentation" on page 21.
- 5. Renamed OTP_VDDIO to OTP_VCC.
- 6. Renamed DEBUG to DEBUG_N.
- 7. Renamed 'RESERVED' to 'RSVD_NC'.
- 8. Updated Figure 12 on page 15 by adding max value for IDD.
- 9. Removed *Preliminary* designation for all characterization data.

Rev. X1154D-11/10

1. Updated pin table to show correct direction of links X0LC and X0LD.



Rev. X1154C-05/10

1. Added "USB ULPI Mode" on page 19.

Rev. X1154B-02/10

- 1. Added "JTAG" on page 11.
- 2. Added "Power Supply Sequencing".
- 3. Updated "Power Consumption" on page 15.

Rev. X1154A-01/10

- 1. Added "Package Marking" on page 19.
- 2. Added C5, I4 and I5 parts.
- 3. Updated "Miscellaneous Control Signals".
- 4. Added "SPI Interface' on page 10.
- 5. Added "Precedence" on page 8.
- 6. Revised format.



Copyright © 2012, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.