

Click [here](#) for production status of specific part numbers.

MAX20059

72V, 1A, Automotive Synchronous Step-Down DC-DC Converter

General Description

The MAX20059 is a high-efficiency, high-voltage, synchronous step-down DC-DC converter IC with integrated MOSFETs that operates over a 4.5V to 72V input. The converters can deliver up to 1A current. Output voltage is programmable from 0.8V to 90% V_{IN} . The feedback voltage-regulation accuracy over -40°C to +125°C is $\pm 1.5\%$.

The IC features a peak-current-mode-control architecture and can be operated in the pulse-width modulation (PWM) or pulse-frequency modulation (PFM) control schemes.

The IC is available in a 12-pin (3mm x 3mm) side-wettable TDFN package with an exposed pad for thermal heat dissipation.

Applications

- 48V Systems
- Mild Hybrid Applications

Ordering Information appears at end of data sheet.

Benefits and Features

- Synchronous DC-DC Converters with Integrated FETs
 - 72V Input for 48V Systems
 - Internal Compensation
- Flexibility
 - Output Adjustable from 0.8V to 90% V_{IN}
 - 200kHz to 2200kHz Adjustable Frequency with External Clock Synchronization
 - Programmable Peak Current Limit (1.14A or 1.6A)
- $\overline{\text{RESET}}$ Output and EN Input (26V max) Simplify Power Sequencing
- Protection Features and Operating Range Ideal for Automotive Applications
 - Programmable EN/UVLO Threshold
 - Adjustable Soft-Start and Prebiased Power-Up
 - Thermal Shutdown
 - -40°C to +125°C Automotive Temperature Range
 - AEC-Q100 Qualified

Absolute Maximum Ratings

V _{IN} to SGND	-0.3V to +80V	Continuous Power Dissipation (T _A = +70°C)
EN/UVLO to SGND	-0.3V to +26V	(Multilayer board
EXTVCC to SGND	-0.3V to +14V	derate 24.4mW/°C above +70°C).....
LX to PGND.....	-0.3V to V _{IN} + 0.3V	1951.2mW
FB, SS, MODE/ILIM,		Operating Temperature Range.....
RT/SYNC to SGND	-0.3V to V _{CC} + 0.3V	-40°C to +125°C
PGND to SGND.....	-0.3V to +0.3V	Junction Temperature.....
LX Total RMS Current	±1.2A	+150°C
RESET, V _{CC} to SGND.....	-0.3V to +6V	Storage Temperature Range.....
		-65°C to +150°C
		Lead Temperature (soldering, 10s)
		+300°C
		Soldering Temperature (reflow).....
		+260°C
		ESD Protection (Human Body Model).....
		±2kV

Package Information

12 SW TDFN-EP

Package Code	TD1233Y+2
Outline Number	21-100176
Land Pattern Number	90-100072
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	41°C/W
Junction to Case (θ _{JC})	8.5°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{IN} = 48V$, $V_{EN/UVLO} = \text{open}$, $R_{RT} = 105k\Omega$, $LX = \text{open}$, $T_A = T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range	V_{IN}		4.5		72	V
Input Shutdown Current	I_{IN-SH}	$V_{EN} = 0V$, shutdown mode	2.5	7	13	μA
Input Quiescent Current	I_{Q_PFM}	$R_{LIM} = \text{open}$ or $422k\Omega$		90		μA
	I_{Q_PWM}	$R_{LIM} = 243k\Omega$ or $121k\Omega$	2.5	4	6	mA
ENABLE/UVLO (EN)						
EN Threshold	V_{ENR}	$V_{EN/UVLO}$ rising	1.19	1.215	1.24	V
	V_{ENF}	$V_{EN/UVLO}$ falling	1.09	1.115	1.14	
	$V_{EN-TRUESD}$	$V_{EN/UVLO}$ falling, true shutdown		0.7		
EN Pullup Current	I_{EN}	$V_{EN/UVLO} = 1.215V$	2.2	2.5	2.8	μA
LDO (V_{CC})						
Output Voltage Range	V_{CC}	$6V < V_{IN} < 72V$, $0\text{mA} < I_{VCC} < 5\text{mA}$	4.75	5	5.25	V
Current Limit	$I_{VCC-MAX}$	$V_{CC} = 4.3V$, $V_{IN} = 12V$	12	28	52	mA
Dropout	V_{CC-DO}	$V_{IN} = 4.5V$, $I_{VCC} = 5\text{mA}$			0.3	V
UVLO	V_{CC-UVR}	V_{CC} rising	4.05	4.2	4.35	V
	V_{CC-UVF}	V_{CC} falling	3.65	3.8	3.95	V
EXT LDO (EXTVCC)						
Switchover Threshold		EXTVCC rising	4.65	4.74	4.88	V
Switchover-Threshold Hysteresis				0.3		V
Dropout	EXTVCC-DO	$V_{EXTVCC} = 4.75V$, $I_{VCC} = 5\text{mA}$			0.1	V
Current Limit		$V_{CC} = 4.3V$, $V_{EXTVCC} = 5V$	15	21	34	mA
POWER MOSFETs						
High-Side pMOS On-Resistance	R_{DS-ONH}	$I_{LX} = 0.3A$, sourcing		1.01	1.8	Ω
Low-Side nMOS On-Resistance	R_{DS-ONL}	$I_{LX} = 0.3A$, sinking		0.275	0.55	Ω
LX Leakage Current		$T_A = +25^\circ\text{C}$			2	μA
SOFT-START						
Charging Current	I_{SS}		4.7	5	5.3	μA

Electrical Characteristics (continued)

(V_{IN} = 48V, V_{EN/UVLO} = open, R_{RT} = 105kΩ, LX = open, T_A = T_J = -40°C to +125°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FEEDBACK (FB)						
FB Regulation Voltage	V _{FB}	R _{LIM} = 243kΩ or 121kΩ	0.788	0.8	0.812	V
		R _{LIM} = open or 422kΩ	0.788	0.812	0.824	V
FB Input Leakage Current		V _{FB} = 1V, T _A = +25°C	-100		+100	nA
CURRENT LIMIT						
Peak Current-Limit Threshold	I _{SOURCE-LIMIT}	R _{LIM} = open or 243kΩ	1.4	1.6	2.0	A
		R _{LIM} = 121kΩ or 422kΩ	0.94	1.14	1.36	
Negative Current-Limit Threshold	I _{SINK-LIMIT}	R _{LIM} = open or 422kΩ	7			mA
		R _{LIM} = 243kΩ	0.57	0.65	0.725	A
		R _{LIM} = 121kΩ	0.35	0.455	0.56	
PFM Current Level	IPFM	R _{LIM} = open	0.2	0.33	0.48	A
		R _{LIM} = 422kΩ	0.1	0.22	0.344	
MODE						
MODE PFM Threshold		Rising	1	1.26	1.5	V
Hysteresis			0.19			V
TIMINGS						
Minimum On-Time	t _{ON-MIN}		45	76	130	ns
Maximum Duty Cycle	D _{MAX}		89	93	97	%
OSCILLATOR						
Switching Frequency	f _{SW}	R _{RT} = 210kΩ	180	200	220	kHz
		R _{RT} = 140kΩ	270	300	330	
		R _{RT} = 105kΩ	360	400	440	
		R _{RT} = 69.8kΩ	540	600	660	
		R _{RT} = 19.1kΩ	1800	2033	2200	
SYNC Input Frequency per R _{RT}			1.15 x f _{SW}		1.4 x f _{SW}	kHz
SYNC Input Frequency Range			220		2200	kHz
SYNC Pulse Minimum Off-Time		SYNC pulse must exceed this number	40			ns
SYNC High Threshold	V _{SYNC-H}		1	1.26	1.5	V
SYNC Hysteresis	V _{SYNC-HYS}		0.18			V
Number of SYNC Pulses to Enable Synchronization		(Note 2)	1			Cycle

Electrical Characteristics (continued)

($V_{IN} = 48V$, $V_{EN/UVLO} = \text{open}$, $R_{RT} = 105k\Omega$, $LX = \text{open}$, $T_A = T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.) (Note 1)







PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET						
UV Threshold Rising		V_{FB} rising		95		%
UV Threshold Falling		V_{FB} falling		92		%
Delay After FB Reaches 95% Regulation				2.1		ms
Output Low Level		$I_{RESET} = 1\text{mA}$			0.09	V
Output Leakage Current		$T_A = +25^\circ\text{C}$			1	μA
THERMAL SHUTDOWN						
Thermal-Shutdown Threshold		Temperature rising (Note 2)		+160		$^\circ\text{C}$
Hysteresis		(Note 2)		20		$^\circ\text{C}$

Note 1: All limits are 100% tested at $+25^\circ\text{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are at $T_A = +25^\circ\text{C}$.

Note 2: Guaranteed by design, not production tested.







Typical Operating Characteristics

(TA = +25°C, unless otherwise noted.)








Typical Operating Characteristics (continued)

(TA = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(TA = +25°C, unless otherwise noted.)




Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	PGND	Power Ground of the Converter. Connect externally to the power ground plane. Connect the SGND and PGND pins together at the ground return path of the V_{CC} bypass capacitor.
2	V_{IN}	Power-Supply Input. 4.5V to 72V input supply range. Decouple to PGND with a 2.2 μ F capacitor; place the capacitor close to the V_{IN} and PGND pins.
3	V_{CC}	5V LDO Output. Bypass V_{CC} with 1 μ F ceramic capacitance to SGND. This LDO is intended to power internal circuits only.
4	EN/UVLO	Enable/Undervoltage Lockout. Drive EN/UVLO high to enable the output. Connect to the center of the resistor-divider between V_{IN} and SGND to set the input voltage at which the part turns on. Leave the pin unconnected for always-on operation.
5	$\overline{\text{RESET}}$	Open-Drain $\overline{\text{RESET}}$ Output. The $\overline{\text{RESET}}$ output is driven low if FB drops below 92% of its set value. $\overline{\text{RESET}}$ goes high 2.1ms after FB rises above 95% of its set value.
6	RT/SYNC	Frequency-Set and Synchronization. Connect a resistor from RT/SYNC to SGND to set the switching frequency of the part between 200kHz and 2000kHz. An external clock can be connected to the RT/SYNC pin to synchronize the part with an external frequency up to 2200kHz.
7	EXTVCC	External Power-Supply Input for the Internal LDO
8	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to SGND to set the output voltage.
9	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time.
10	MODE/ILIM	Mode and Current-Limit Set. Connect a resistor from MODE/ILIM to SGND to program the peak and runaway current limits and mode of operation of the part. See the <i>Current Limit and Mode of Operation Selection</i> section for more details.
11	SGND	Analog Ground
12	LX	Switching Node. Connect the LX pin to the switching side of the inductor.
—	EP	Exposed Pad. Connect EP to the SGND pin. Connect to a large copper plane below the IC to improve heat-dissipation capability. Add thermal vias below the exposed pad.

Functional Diagram



Detailed Description

The MAX20059 high-efficiency, high-voltage, step-down DC-DC regulator IC operates from 4.5V to 72V and delivers up to 1A load current. Feedback voltage-regulation accuracy meets $\pm 1.5\%$ over load, line, and temperature.

The IC uses a peak-current-mode-control scheme. An internal transconductance error amplifier generates an integrated error voltage. The error voltage sets the duty cycle using a PWM comparator, a high-side current-sense amplifier, and a slope-compensation generator.

At each rising edge of the clock, the high-side MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected.

During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on and remains on until either the next rising edge of the clock arrives or sink-current limit is detected. The inductor releases the stored energy as its current ramps down, and provides current to the output. The internal low $R_{DS(ON)}$ pMOS/nMOS switches ensure high efficiency at full load.

The IC also integrates a switching-frequency selector pin, a current-limit and mode-of-operation selector pin, an enable/undervoltage lockout (EN/UVLO) pin, programmable soft-start pin, and an open-drain \overline{RESET} signal.

Current Limit and Mode of Operation

Table 1 lists the value of the resistors to program PWM or PFM modes of operation and 1.6A or 1.14A peak current limits.

The mode of operation cannot be changed on the fly after power-up.

Table 1. R_{ILIM} Settings

R_{ILIM} (k Ω)	PEAK CURRENT LIMIT (A)	MODE OF OPERATION
Open	1.6	PFM
422	1.14	PFM
243	1.6	PWM
121	1.14	PWM

PWM Mode Operation

In PWM mode, the inductor current can go negative. PWM operation provides constant frequency operation at all loads, and is useful in applications sensitive to switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to the PFM mode of operation.

PFM Mode Operation

PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak every clock cycle until the output rises to 102% of the nominal voltage by monitoring the FB pin. Resistor tolerance impacts actual output voltage. Once the output reaches 102% of the nominal voltage, both the high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101% of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. After the output falls below 101% of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences delivering pulses of energy to the output until it reaches 102% of the nominal output voltage.

The advantage of the PFM mode is higher efficiency at light loads due to lower quiescent current drawn from supply. However, the output-voltage ripple is higher compared to PWM mode of operation, and switching frequency is not constant at light loads.

Linear Regulator (V_{CC})

The IC has two internal low-dropout regulators (LDOs) that power V_{CC} . One LDO is powered from the input voltage and the other LDO is powered from the EXTVCC pin. Only one of the two LDOs is in operation at a time, depending on the voltage levels present at the EXTVCC pin.

If EXTVCC rises above 4.74V (typ), V_{CC} is powered from the EXTVCC pin. If EXTVCC falls below 4.44V (typ), V_{CC} is powered from the input voltage. Powering V_{CC} from EXTVCC increases efficiency, particularly at higher input voltages. Typical V_{CC} output voltage is 5V. Bypass V_{CC} to SGND with a 1 μ F capacitor.

When V_{CC} falls below its undervoltage lockout (3.8V, typ), the internal step-down controller is turned off, and LX switching is disabled. The LX switching is re-enabled when the V_{CC} voltage exceeds 4.2V (typ). The 400mV (typ) hysteresis prevents chattering on power-up and power-down.

When powering EXT_{VCC} from V_{OUT}, an R-C network should be placed in the path to protect the LDO from a potential negative voltage transient due to a short-circuit event. A 4.7Ω resistor and a 0.1μF capacitor is recommended (see the [Typical Application Circuit](#)).

Switching-Frequency Selection and External Frequency Synchronization

The RT/SYNC pin programs the switching frequency of the converter. Connect a resistor from RT/SYNC to SGND to set the switching frequency of the part at any one of five discrete frequencies: 200kHz, 300kHz, 400kHz, 600kHz, or 2MHz (see [Table 2](#) for resistor values).

The internal oscillator of the device can be synchronized to an external clock signal on the RT/SYNC pin. The external synchronization clock frequency must be between 1.15 × f_{SW} and 1.4 × f_{SW}, where f_{SW} is the frequency programmed by the resistor connected from the RT/SYNC pin.

Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as shown in the following equation:

Equation 1:

$$V_{IN(MIN)} = \frac{V_{OUT} + (I_{OUT(MAX)} \times (R_{DCR} + 0.55))}{D_{MAX}} + (I_{OUT(MAX)} \times 1.25)$$

$$V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)}}$$

where V_{OUT} is the steady-state output voltage, I_{OUT(MAX)} is the maximum load current, R_{DCR} is the DC resistance of the inductor, D_{MAX} is the maximum allowable duty ratio (0.89), f_{SW(MAX)} is the maximum switching frequency, and t_{ON(MIN)} is the worst-case minimum switch on-time (120ns).

Table 2. RT/SYNC Resistor Settings

RT/SYNC RESISTOR VALUE (kΩ)	SWITCHING FREQUENCY (kHz)
210	200
140	300
105	400
69.8	600
19.1	2000

Overcurrent Protection

The IC is provided with a robust overcurrent-protection scheme that protects the IC under overload and output short-circuit conditions. The positive current limit is triggered when the peak value of the inductor current hits a fixed threshold (ILIM_P, 1.6A/1.14A). At this point, the high-side switch is turned off and the low-side switch is turned on. The low-side switch is kept on until the inductor current discharges below 0.7 × ILIM_P.

While in the PWM mode of operation, the negative current limit is triggered when the valley value of the inductor current hits a fixed threshold (ILIM_N, -0.65A/-0.455A, depending on the value of the resistor connected to the MODE/ILIM pin). At this point, the low-side switch is turned off and the high-side switch is turned on.

RESET Output

The IC includes a $\overline{\text{RESET}}$ pin to monitor the output voltage. The open-drain $\overline{\text{RESET}}$ output requires an external pullup resistor. $\overline{\text{RESET}}$ goes high (high impedance) in 2.1ms after the output voltage increases above 95% of the nominal voltage. $\overline{\text{RESET}}$ goes low when the output voltage drops to below 92% of the nominal voltage. $\overline{\text{RESET}}$ also goes low during thermal shutdown.

Thermal-Shutdown Protection

The IC features thermal-overload protection and turns off when the junction temperature exceeds +160°C (typ). Once the device cools by 20°C (typ), it turns back on with a soft-start sequence.

Applications Information

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductor value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L_{MIN1} = \frac{[V_{IN} - V_{OUT}] \times V_{OUT}}{V_{IN} \times f_{SW} \times I_{OUT} \times LIR}$$

where V_{OUT} , I_{OUT} , and f_{SW} are nominal values. Select a low-loss inductor closest to the calculated value with acceptable dimensions and the lowest possible DC resistance. The saturation current rating (ISAT) of the inductor must be high enough to ensure that saturation occurs only above the peak current-limit value.

The next equation ensures that the internal compensating slope is greater than 50% of the inductor current down slope:

$$m \geq \frac{m_2}{2}$$

where m is the internal compensating slope and m_2 is the sensed inductor current downslope as follows:

$$m_2 = \frac{V_{OUT} \times R_i}{L}$$

Here m is the internal slope compensation with the value in [Table 3](#), m_2 is the inductor current downslope, and R_i is the current-sense gain of 0.5 (typ).

Solving for L and adding 1.5 multiplier to account for tolerances in the system:

$$L_{MIN2} = \frac{V_{OUT} \times R_i \times 1.5}{2 \times m}$$

Table 3. Internal Slope Compensation VS Switching Frequency

SWITCHING FREQUENCY (kHz)	INTERNAL SLOPE COMPENSATION $m(v/\mu s)$
200	0.03676
300	0.05514
400	0.07576
600	0.11364
2000	0.3676

Select the larger of L_{MIN1} and L_{MIN2} as L_{MIN} .

$$L_{MIN} = \max(L_{MIN1}, L_{MIN2})$$

The maximum nominal inductor value recommended is 2 times the chosen value from the above formula:

$$L_{MAX} = 2 \times L_{MIN}$$

Select a nominal inductor value based on the following formula:

$$L_{MIN} < L_{NOM} < L_{MAX}$$

The best choice of inductor is usually the standard inductor value closest to L_{NOM} .

Input Capacitor Selection

A low-ESR ceramic input capacitor of 4.7 μ F is recommended for proper device operation. This value can be adjusted based on application input-voltage-ripple requirements.

The discontinuous input current of the buck converter causes large input ripple current. The switching frequency, peak inductor current, and allowable peak-to-peak input-voltage ripple dictate the input-capacitance requirement. Increasing the switching frequency or the inductor value lowers the peak-to-average current ratio, yielding a lower input-capacitance requirement.

The input ripple comprises ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the input capacitor). The total voltage ripple is the sum of ΔV_Q and ΔV_{ESR} . Assume that input-voltage ripple from the ESR and the capacitor discharge is equal to 50% each. The following equations show the ESR and capacitor requirement for a target voltage ripple at the input:

Equation 3:

$$ESR = \frac{\Delta V_{ESR}}{I_{OUT} + (\Delta I_{P-P} / 2)}$$

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}}$$

where:

$$\Delta I_{P-P} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L}$$

and:

$$D = \frac{V_{OUT}}{V_{IN}}$$

where I_{OUT} is the output current, D is the duty cycle, and f_{SW} is the switching frequency. Use additional input capacitance at lower input voltages to avoid possible undershoot below the UVLO threshold during transient loading.

Output Capacitor

The output ripple comprises ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the output capacitor). Use low-ESR ceramic or aluminum electrolytic capacitors at the output. For aluminum electrolytic capacitors, the entire output ripple is contributed by ΔV_{ESR} . The output filter capacitor must have enough capacitance and sufficiently low ESR to meet output-ripple requirements. To satisfy the specified output-voltage ripple, the output capacitance is calculated as follows:

$$C_{OUT(MIN1)} = \frac{I_{OUT} \times LIR}{8 \times f_{SW} \times (\Delta V_Q - ESR \times I_{OUT} \times LIR)}$$

When using low-ESR (e.g. ceramic) output capacitors, size is usually determined by the capacitance required to maintain the output voltage within specification during load transients and can be estimated as follows:

$$C_{OUT(MIN2)} = \frac{V_{REF} \times G_m \times R_{COMP}}{2 \times \pi \times V_{OUT} \times R_i \times f_C}$$

Here V_{REF} is the reference of the feedback voltage with the value of 0.8V, G_m is the gain of the transconductance error amplifier with the value of 60 μ A/V (typ), R_{COMP} is the compensation network resistor with the value of 185k Ω . R_i is current-sense gain of 0.5 (typ). f_C is the desired loop crossover frequency, which usually is selected between of $f_{SW}/20$ and $f_{SW}/10$.

Select the larger of $C_{OUT(MIN1)}$ and $C_{OUT(MIN2)}$ as the output capacitor.

$$C_{OUT} = \max(C_{OUT(MIN1)}, C_{OUT(MIN2)})$$

Any calculations involving C_{OUT} should consider capacitance tolerance, temperature, and voltage derating. For ceramic output capacitors, the actual capacitance is properly derated according to the applied DC voltage. For more accurate derating models, refer to the manufacturer data sheets for the output capacitors being used.

Soft-Start Capacitor Selection

The IC implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time for the corresponding output voltage. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as shown below:

Equation 6:

$$C_{SS} \geq 30 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

Equation 7:

$$t_{SS} = \frac{C_{SS}}{6.25 \times 10^{-6}}$$

For example, to program a 2ms soft-start time, connect a 12nF capacitor from the SS pin to SGND.

Adjusting the Output Voltage

Set the output voltage with resistive voltage-dividers connected from the positive terminal of the output capacitor (V_{OUT}) to SGND (Figure 1). Connect the center node of the divider to the FB pin. To optimize efficiency and output accuracy, use the following calculations to choose the resistive divider values:

Equation 8:

$$R4 = \frac{15 \times V_{OUT}}{0.8}$$

$$R5 = \frac{R4 \times 0.8}{(V_{OUT} - 0.8)}$$

where R4 and R5 are in kΩ.

Feed-Forward Cap Selection

To increase the phase margin and bandwidth, C₆ is paralleled with the top resistor R₄ of the feedback resistance divider to provide a zero around the desired crossover frequency (f_C). It is convenient to put R₄ to a fixed value and vary R₅ to set the output voltage V_{OUT}.

$$C6 = \frac{1}{2 \times \pi \times R4 \times f_c}$$

Setting the Undervoltage Lockout

Drive EN/UVLO high to enable the output. Leave the pin unconnected for always-on operation. Set the voltage at which each converter turns on with a resistive voltage-divider connected from V_{IN} to SGND (Figure 3). Connect the center node of the divider to EN/UVLO pin.

Equation 10 (choose R1 as follows):

$$R1 \leq (110000 \times V_{INU})$$

where V_{INU} is the input voltage at which the device is required to turn on and R1 is in Ω. Calculate the value of R2 as shown in Equation 11.

Equation 11:

$$R2 = \frac{1.215 \times R1}{(V_{INU} - 1.215 + (2.5\mu A \times R1))}$$




Figure 1. Setting the Output Voltage




Figure 2. R-C Network for Increased Phase Margin





Figure 3. Undervoltage-Lockout Divider

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching power losses and clean, stable operation. Use a multi-layer board wherever possible for better noise immunity. Follow the guidelines below for a good PCB layout:

- 1) Place the input capacitor next to the V_{IN} pin. The bypass capacitor for the V_{CC} pin should be as close as possible to the pin. The feedback trace should be routed away from the inductor.
- 2) Solder the exposed pad to a large copper-plane area under the device. To effectively use this copper area as a heat exchanger between the PCB and ambient, expose the copper area on the top and bottom side. Add a few small vias or one large via on the copper pad for efficient heat transfer. Connect the exposed pad to PGND, ideally at the return terminal of the output capacitor.
- 3) Isolate the power components and high-current paths from sensitive analog circuitry.
- 4) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- 5) Connect PGND and SGND together, preferably at the return terminal of the input capacitor. Do not connect them anywhere else.
- 6) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCB to enhance full-load efficiency and power-dissipation capability.
- 7) Route high-speed switching nodes away from sensitive analog areas. Use internal PCB layers as PGND to act as EMI shields to keep radiated noise away from the device and analog bypass capacitor.

Typical Application Circuit



Chip Information

PROCESS: CMOS

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX20059ATCA/VY+	-40°C to +125°C	12 SW TDFN-EP*

V Denotes an automotive-qualified part.
 +Denotes a lead(Pb)-free/RoHS-compliant package.
 SW = Side-wettable package.
 *EP = Exposed pad.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/18	Initial release	—
1	6/19	Updated <i>Absolute Maximum Ratings</i> and <i>Applications Information</i>	2, 14, 15
2	2/20	Updated <i>Inductor Selection</i> section, <i>Output Capacitor</i> section added <i>Feed-forward cap selection</i> section, updated <i>Figure 2</i> and <i>Typical Application Circuit</i> figure	13, 15, 16

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.