



UP007303-0307

Product Update

Errata for ZLP12840

ZLP12840 MCU with All Date Codes

Table 1 lists the errata for ZiLOG's ZLP12840 MCU with all package date codes except those marked with '2179'. The issues are already fixed for IC with '2179' marking. When reviewing the following errata, it is recommended that you refer the recent version of the product specification, *ZLP12840 OTP MCU with Learning Amplification Product Specification (PS0244)*, available for download at www.zilog.com.

Table 1. Errata to the ZLP12840 Device

No.	Issue	Detailed Description
1	Changing the register pointer causes corruption in locations FC, FD, FE, and FF of banks 1, 2, and 3.	<p>When the bank location within the RP register of the device, bits 3 through 0 of the device's RP register, is rewritten with a different bank value, certain RAM locations (01FC through 01FF, 02FC through 02FF, and 03FC through 03FF) can be corrupted. The data residing at address locations FC through FF of the new bank value represented by the RP register are rewritten with the values at FC through FF of the previous RP register bank setting.</p> <p>Workarounds</p> <p>There are two workarounds:</p> <ul style="list-style-type: none">• Do not use locations FC–FF of banks 1, 2, or 3.• Do not switch the RP register, and use the LDX and LDXI instructions to access other banks that are not part of the RP register.
2	Location 04 in bank 0 of the RAM is not accessible using the LDX or LDXI instructions.	<p>The LDX or LDXI instructions will not access location 04 of bank 0 of the RAM.</p> <p>Workaround</p> <p>Do not use the LDX instructions to access location 04 of Bank 0.</p>
3	When using the UART's baud rate generator as a general-purpose timer, the time-out period of the timer is too short to be useful to some applications.	<p>If the baud rate generator is used as a general-purpose timer, the time-out period of the current silicon is:</p> $\text{Time-Out Period } (\mu\text{s}) = \frac{\text{UART Baud Rate Divisor Value (BCNST)}}{\text{System Clock Frequency (MHz)}}$ <p>The next silicon will have the following time-out period:</p> $\text{Time-Out Period } (\mu\text{s}) = \frac{(16 \times \text{UART Baud Rate Divisor Value (BCNST)})}{\text{System Clock Frequency (MHz)}}$ <p>Workaround</p> <p>No workaround is available.</p>

 **Warning:** DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZiLOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZiLOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2007 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of ZiLOG, Inc. All other product or service names are the property of their respective owners.