

<b>PCN Number:</b>	20190521001	<b>PCN Date:</b>	June 24, 2019
<b>Title:</b>	Datasheet for DS90UB948-Q1 and DS90UH948-Q1		
<b>Customer Contact:</b>	<a href="#">PCN Manager</a>	<b>Dept:</b>	Quality Services
<b>Change Type:</b>			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Design
<input type="checkbox"/>	Assembly Process	<input checked="" type="checkbox"/>	Data Sheet
<input type="checkbox"/>	Assembly Materials	<input type="checkbox"/>	Part number change
<input type="checkbox"/>	Mechanical Specification	<input type="checkbox"/>	Test Site
<input type="checkbox"/>	Packing/Shipping/Labeling	<input type="checkbox"/>	Test Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Material
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Materials
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Process

### Notification Details

#### Description of Change:

Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.



**DS90UB948-Q1**

SNLS477B –OCTOBER 2014 –REVISED NOVEMBER 2018

#### Changes from Revision A (January 2016) to Revision B

**Page**

• Changed PCLK frequency to support higher speed 192 MHz. ....	1
• Changed "1.2 V" to "1.25 V" at top of DS90Ux940 Deserializer in Typ App.....	1
• Simplified the typical application by removing the power supplies nodes. ....	1
• Removed bolded pin description name for power supplies. ....	5
• Added new pin description content to the <i>Pin Functions</i> table .....	5
• Changed the description from VDDIO to V(I2C). ....	6
• Specified in current instead of resistor for all pulldown resistor .....	6
• Removed 200-µA minimum ramp time for PDB pin description. ....	7
• Added the description to clarify the INTB_IN that this pin can be an output driver.....	7
• Changed pin names from CAP_PLL0 and CAP_PLL1 to RES0 and RES1 respectively. ....	9
• Removed tablenote from the <i>Absolute Maximum Ratings</i> table: For soldering specifications, see product folder at <a href="http://www.ti.com">www.ti.com</a> and SNOA549 .....	11
• Added Military/Aerospace tablenote to the <i>Absolute Maximum Ratings</i> table .....	11
• Changed supply voltage maximum for the VDD33 from: 4 V to: 3.96 V .....	11
• Changed VDD12 abs max from 1.8V to 1.44V. ....	11
• Changed supply voltage for the VDDIO from: 4 V to: 3.96 V .....	11
• Added the Added the open-drain voltage, CML output voltage, and FPD-Link III input voltage parameters to the <i>Absolute Maximum Ratings</i> table , open-drain voltage, CML output voltage, and FPD-Link III input voltage parameters to the <i>Absolute Maximum Ratings</i> table .....	11
• Added test conditions to the LVCMOS I/O voltage parameter .....	11
• Spelled out all GPIOs pin name. ....	11
• Combined the ESD ratings into one <i>ESD Ratings</i> table .....	11
• Removed VDD18 test condition from the supply voltage parameter .....	11

• Added the open-drain voltage parameter to the <i>Recommended Operating Conditions</i> table .....	11
• Changed open LDI clock frequency (dual link) maximum from: 170 MHz to: 192 MHz .....	11
• Added the local I2C frequency parameter to the <i>Recommended Operating Conditions</i> table .....	11
• Added test conditions to the supply noise parameter .....	12
• Changed the total power consumption, normal operation test conditions .....	12
• Changed "VDD12 = 1.2 V" to "VDD12 = 1.2 V" .....	12
• Removed the checkerboard vs. PRBS pattern condition and combined typical and worst case together. ....	12
• Added current specs for PCLK 192 MHz. ....	12
• Deleted typical value for Vih and Vil in 3.3V LVCMOS I/O. ....	12
• Split out the test conditions in the 3.3-V and 1.8-V LVCMOS I/O parameters .....	12
• Added strap pin input current parameter to the <i>DC Electrical Characteristics</i> table .....	13
• Deleted typical value for Vih and Vil in 1.8V LVCMOS I/O. ....	13
• Deleted typical value for Vih and Vil in serial control bus .....	13
• Added test conditions to the input high level and input low level parameters .....	13
• Changed "complimentary" to "complementary" .....	14
• Removed tablenote from the <i>AC Electrical Characteristics</i> table: This parameter is specified by characterization and is not tested in production. ....	15
• Changed differential output eye height from: >300 mV to: 300 mV .....	15
• Removed tablenote from the <i>Timing Requirements</i> table: Parameter is specified by bench characterization and is not tested in production. ....	16
• Changed C <sub>b</sub> fast mode plus maximum value from: 550 pF to: 200 pF .....	16
• Removed tablenote from the <i>Switching Characteristics</i> table: Parameter is specified by bench characterization and is not tested in production. ....	17
• Changed <i>Deserializer Eye Diagram</i> graph in the <i>Typical Characteristics</i> section .....	21
• Added paragraph explains HSCC mode. ....	25
• Changed transmission distance section and insertion loss table. ....	31
• Changed PCLK frequency from 96 MHz to 192 MHz in the diagram "2-lane FPD-link Input, Link OpenLDI Output" in the <i>Data-Path Configurations</i> graphic .....	41
• Changed the resistor ratio value for both the <i>Configuration Select (MODE_SEL0)</i> and <i>Configuration Select (MODE_SEL1)</i> tables. ....	42
• Deleted repeated first paragraph LUT contents. ....	48
• Changed pullup power supply node from "VDDIO" to "V(I2C). ....	51
• Updated register table format to the latest TI standards in the <i>Register Maps</i> section .....	54
• Changed input value from 1.2 V to 1.2 V in typical application drawings .....	85
• Updated STP diagram. ....	86
• Updated Coax diagram.....	87
• Simplified the diagram by removing power supplies node. ....	88
• Added new design parameters to the <i>Design Requirements</i> section .....	88
• Changed VDD12 in Design Parameters 1.2 to 1.2 .....	88
• Changed <i>CML Interconnect Guidelines</i> section title to <i>FPD-Link III Interconnect Guidelines</i> .....	89
• Added <i>AV Mute Prevention</i> section .....	89
• Added <i>Prevention of I2C Errors During Abrupt System Faults</i> section .....	90
• Moved the <i>Power Sequence</i> graphic to the <i>Power Supply Recommendations</i> .....	91
• Removed power supplies columns and changed the parameters in the <i>Power-Up Sequencing Constraints</i> table according to the diagram. ....	91
• Moved the <i>PCB Layout and Power System Considerations</i> content to the <i>Layout Guidelines</i> section .....	93
• Added <i>Ground and Routing FPD-Link III Signal Traces</i> sections to the <i>Layout</i> section.....	93
• Added Added FPD-Link training videos to the <i>Related Documentation</i> section. ....	97

**Changes from Revision A (January 2016) to Revision B**
**Page**

• Changed PCLK frequency to support higher speed 192 MHz. ....	1
• Changed "1.2 V" to "1.25 V" at top of DS90Ux940 Deserializer in Typ App.....	1
• Simplified the typical application by removing the power supplies nodes. ....	1
• Removed bolded pin description name for power supplies. ....	5
• Added new pin description content to the <i>Pin Functions</i> table ....	5
• Changed the description from VDDIO to V(I2C). ....	6
• Specified in current instead of resistor for all pulldown resistor ....	6
• Removed 200- $\mu$ A minimum ramp time for PDB pin description. ....	7
• Added the description to clarify the INTB_IN that this pin can be an output driver.....	7
• Changed pin names from CAP_PLL0 and CAP_PLL1 to RES0 and RES1 respectively. ....	9
• Removed tablenote from the <i>Absolute Maximum Ratings</i> table: For soldering specifications, see product folder at <a href="http://www.ti.com">www.ti.com</a> and SNOA549 ....	11
• Added Military/Aerospace tablenote to the <i>Absolute Maximum Ratings</i> table ....	11
• Changed supply voltage maximum for the VDD33 from: 4 V to: 3.96 V ....	11
• Changed VDD12 abs max from 1.8V to 1.44V. ....	11
• Changed supply voltage for the VDDIO from: 4 V to: 3.96 V ....	11
• Added the Added the open-drain voltage, CML output voltage, and FPD-Link III input voltage parameters to the <i>Absolute Maximum Ratings</i> table , open-drain voltage, CML output voltage, and FPD-Link III input voltage parameters to the <i>Absolute Maximum Ratings</i> table ....	11
• Added test conditions to the LVCMOS I/O voltage parameter ....	11
• Spelled out all GPIOs pin name. ....	11
• Combined the ESD ratings into one <i>ESD Ratings</i> table ....	11
• Removed VDD18 test condition from the supply voltage parameter ....	11

- Added the open-drain voltage parameter to the *Recommended Operating Conditions* table ..... 11
- Changed open LDI clock frequency (dual link) maximum from: 170 MHz to: 192 MHz ..... 11
- Added the local I2C frequency parameter to the *Recommended Operating Conditions* table ..... 11
- Added test conditions to the supply noise parameter ..... 12
- Changed the total power consumption, normal operation test conditions ..... 12
- Changed "VDD12 = 1.2 V" to "VDD12 = 1.2 V" ..... 12
- Removed the checkerboard vs. PRBS pattern condition and combined typical and worst case together. .... 12
- Added current specs for PCLK 192 MHz. .... 12
- Deleted typical value for Vih and Vil in 3.3V LVCMOS I/O. .... 12
- Split out the test conditions in the 3.3-V and 1.8-V LVCMOS I/O parameters ..... 12
- Added strap pin input current parameter to the *DC Electrical Characteristics* table ..... 13
- Deleted typical value for Vih and Vil in 1.8V LVCMOS I/O. .... 13
- Deleted typical value for Vih and Vil in serial control bus ..... 13
- Added test conditions to the input high level and input low level parameters ..... 13
- Changed "complimentary" to "complementary" ..... 14
- Removed tablenote from the *AC Electrical Characteristics* table: This parameter is specified by characterization and is not tested in production. .... 15
- Changed differential output eye height from: >300 mV to: 300 mV ..... 15
- Removed tablenote from the *Timing Requirements* table: Parameter is specified by bench characterization and is not tested in production. .... 16
- Changed C<sub>b</sub> fast mode plus maximum value from: 550 pF to: 200 pF ..... 16
- Removed tablenote from the *Switching Characteristics* table: Parameter is specified by bench characterization and is not tested in production. .... 17
- Changed *Deserializier Eye Diagram* graph in the *Typical Characteristics* section ..... 21
- Added paragraph explains HSCC mode. .... 26
- Changed transmission distance section and insertion loss table. .... 31
- Changed PCLK frequency from 96 MHz to 192 MHz in the diagram "2-lane FPD-link Input, Link OpenLDI Output" in the *Data-Path Configurations* graphic ..... 41
- Changed the resistor ratio value for both the *Configuration Select (MODE\_SEL0)* and *Configuration Select (MODE\_SEL1)* tables. .... 42
- Deleted repeated first paragraph LUT contents. .... 48
- Changed pullup power supply node from "VDDIO" to "V(I2C). .... 51
- Updated register table format to the latest TI standards in the *Register Maps* section ..... 54
- Changed input value from 1.2 V to 1.2 V in typical application drawings ..... 92
- Updated STP diagram. .... 93
- Updated Coax diagram ..... 94
- Simplified the diagram by removing power supplies node. .... 95
- Added new design parameters to the *Design Requirements* section ..... 95
- Changed VDD12 in Design Parameters 1.2 to 1.2 ..... 95
- Changed *CML Interconnect Guidelines* section title to *FPD-Link III Interconnect Guidelines* ..... 96
- Added *AV Mute Prevention* section ..... 96
- Added *Prevention of I2C Errors During Abrupt System Faults* section ..... 97
- Moved the *Power Sequence* graphic to the *Power Supply Recommendations* ..... 98
- Removed power supplies columns and changed the parameters in the *Power-Up Sequencing Constraints* table according to the diagram. .... 98
- Moved the *PCB Layout and Power System Considerations* content to the *Layout Guidelines* section ..... 100
- Added *Ground and Routing FPD-Link III Signal Traces* sections to the *Layout* section ..... 100
- Added Added FPD-Link training videos to the *Related Documentation* section. .... 104

The datasheet number will be changing.

Device Family	Change From:	Change To:
DS90UB948-Q1	SNLS477A	SNLS477B
DS90UH948-Q1	SNLS473A	SNLS473B

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/DS90UB948-Q1>

<http://www.ti.com/product/DS90UH948-Q1>

**Reason for Change:**

To accurately reflect device characteristics.

**Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):**

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

**Changes to product identification resulting from this PCN:**

None.

**Product Affected:**

DS90UB948TNKDTQ1	DS90UB948TNKDRQ1	DS90UH948TNKDTQ1	DS90UH948TNKDRQ1
------------------	------------------	------------------	------------------

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

<b>Location</b>	<b>E-Mail</b>
USA	<a href="mailto:PCNAmericasContact@list.ti.com">PCNAmericasContact@list.ti.com</a>
Europe	<a href="mailto:PCNEuropeContact@list.ti.com">PCNEuropeContact@list.ti.com</a>
Asia Pacific	<a href="mailto:PCNAsiaContact@list.ti.com">PCNAsiaContact@list.ti.com</a>
WW PCN Team	<a href="mailto:PCN_ww_admin_team@list.ti.com">PCN_ww_admin_team@list.ti.com</a>