

Rel. 1.4, 2020-11-06

Device	TC22x/TC21x
Marking/Step	ES-AC, AC
Package	see Data Sheet

#### 10208AERRA

This Errata Sheet describes the deviations from the current user documentation.

# Table 1Current Documentation<sup>1)</sup>

TC21x/TC22x/TC23x	V1.1	2014-12
User's Manual TC212/TC213/TC214/	V1.0	2017-09
TC222/TC223/TC224 AC-Step Data Sheet	V1.0	2017-09
TriCore TC1.6P & TC1.6E Core Architecture, Instruction Set	V1.0D10, V1.0D15	2012-02, 2013-07
OCDS User's Manual <sup>2)</sup>	V2.9.1	2014-11-24

1) Newer versions replace older versions, unless specifically noted otherwise.

2) Distribution under NDA, only relevant for tool development not for application development.

Make sure you always use the corresponding documentation for this device (User's Manual, Data Sheet, Documentation Addendum (if applicable), TriCore Architecture Manual, Errata Sheet) available in category 'Documents' at www.infineon.com/AURIX and www.myInfineon.com.

### Conventions used in this document

Each erratum identifier follows the pattern **Module\_Arch.TypeNumber**:

- · Module: subsystem, peripheral, or function affected by the erratum
- Arch: microcontroller architecture where the erratum was initially detected
  - AI: Architecture Independent



- TC: TriCore
- Type: category of deviation
- [none]: Functional Deviation
- P: Parametric Deviation
- H: Application Hint
- D: Documentation Update
- Number: ascending sequential number within the three previous fields. As this sequence is used over several derivatives, including already solved deviations, gaps inside this enumeration can occur.

# Notes

1. This Errata Sheet applies to all temperature and frequency versions and to all memory size variants, unless explicitly noted otherwise. For a derivative synopsis, see the latest Data Sheet/User's Manual.

This Errata Sheet covers several device versions. If an issue is related to a particular module or function, and this module or function is not specified for a specific device version, this issue does not apply to this device version.

2. Devices marked with EES or ES are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they should be used for evaluation only.

The specific test conditions for EES and ES are documented in a separate Status Sheet.

 This device is equipped with TriCore "TC1.6E" core(s). Some of the errata have workarounds which are possibly supported by the tool vendors. Some corresponding compiler switches need possibly to be set. Please see the respective documentation of your compiler.

For effects of issues related to the on-chip debug system, see also the documentation of the debug tool vendor.





	HISTOLA LIST	
Version	Date	Remark
1.0	2017-04-28	<ul> <li>First version</li> <li>New/updated text modules in comparison to errata sheet V1.3 for TC22x/TC21x step AB see columns "Change" in tables 46 of errata sheet V1.0</li> </ul>
1.1	2017-10-10	<ul> <li>Update: new/updated text modules see columns "Change" in tables 46</li> <li>Removed:         <ul> <li>ADC_TC.P007 (Additional Parameter for Data Sheet: Wakeup Time t<sub>WU</sub>) - see section "VADC Parameters" in TC21xTC22x_AC Data Sheet</li> <li>I0_TC.P002 (Calculating the 1.3 V Current Consumption for TC21x/TC22x) - see section "Calculating the 1.3 V Current Consumption" in TC21xTC22x_AC Data Sheet</li> </ul> </li> </ul>
1.2	2018-06-11	<ul> <li>New/updated text modules see columns "Change" in tables 46 of errata sheet V1.2</li> <li>Replaced:         <ul> <li>DMA_TC.029 (DMA Double Buffering Overflow),</li> <li>DMA_TC.047 (DMA Double Buffering Buffer Switch),</li> <li>DMA_TC.057 (Double Buffering Overflow Causes Other Channel Corruption)</li> <li>&gt;&gt; replaced by DMA_TC.061 (DMA Double Buffering Operations)</li> </ul> </li> </ul>

Table 2 History List



Version	Date	Remark
1.2 (conťď)		<ul> <li>Moved INT_TC.H005 (SRN Index Numbers for TC22x/TC21x - Documentation Update) from chapter "Functional Deviations" to chapter "Application Hints"</li> <li>Removed:         <ul> <li>GTM_TC.010 (Effects of GTM Resets) -</li> </ul> </li> </ul>
1.3	2019-08-30	<ul> <li>TC23xTC21x do not have GTM SRAM</li> <li>Update: new/updated text modules see columns "Change" in tables 46 of errata sheet V1.3</li> </ul>
1.4	2020-11-06	Update: new/updated text modules see columns "Change" in tables 46

# Table 2History List (cont'd)

Errata	Short Description	Change
CCU_TC.002	Clock Monitors - Target Monitoring Frequency Selection	Fixed
FLASH_TC.044	Repetitive Erase Suspend Requests on DataFlash	Fixed
MultiCAN_AI.047	Transmit Frame Corruption after Protocol Exception (CAN FD only)	Fixed
SMU_TC.005	Unexpected/Incorrect Reset caused by SMUAlarms	Fixed

Note: Changes to the previous errata sheet version are particularly marked in column "Change" in the following tables.



Functional		Cha	Ра
Deviation		nge	ge
ADC_AI.016	No Channel Interrupt in Fast Compare Mode with GLOBRES		22
ADC_TC.068	Effect of VAGND Cross Coupling on Conversion Result		22
ASCLIN_TC.004	SLSO in SPI mode still active after module disable		25
ASCLIN_TC.005	Unjustified collision detection error in half- duplex SPI mode		25
ASCLIN_TC.006	Unjustified response timeout in LIN slave mode		26
ASCLIN_TC.007	Break Detected in LIN Frames in Soft Suspend mode		26
ASCLIN_TC.008	Response timeout in LIN Mode in case of header only		26
ASCLIN_TC.009	RFL flag set in Buffer Mode when Receive FIFO Inlet is disabled		27
ASCLIN_TC.010	Flush of TXFIFO leads to frame transmission		27
BROM_TC.008	Sporadic Power-on Reset after Wake-up from Standby Mode		28
CPU_TC.123	Data Corruption possible when CPU GPR accesses made via SRI slave with CPU running		28
CPU_TC.127	Pending Interrupt Priority Number PIPN in Register ICR		29
CPU_TC.132	Unexpected PSW values used upon Fast Interrupt entry	New	29
DAP_TC.002	DAP client_blockread has Performance issue in Specific Operation Modes		31



Functional	Short Description	Cha	Ра
Deviation		nge	ge
DAP_TC.003	DAP CRC32 definition and algorithm		31
DAP_TC.004	DAP client_blockwrite telegram with CRC6 and CRC32 protection options		32
DAP_TC.005	DAP client_read: dirty bit feature of Cerberus' Triggered Transfer Mode		33
DAP_TC.006	CRC6 error in telegram following a get_CRCdown telegram prevents reset of CRC32 calculator		34
DAP_TC.007	Incomplete client_blockread telegram in DXCM mode when using the "read CRCup" option		35
DAP_TC.009	CRC6 error in client_blockwrite telegram		35
DMA_TC.015	DMA Double Buffering: No Timestamp Support		35
DMA_TC.016	Byte and Half-word Write Accesses to specific Registers not supported		36
DMA_TC.017	Pattern Detection Double Interrupt Trigger when INTCT = 11 <sub>B</sub>		36
DMA_TC.018	FPI timeout can cause pipelined register reads to break		37
DMA_TC.019	CBS Accesses with Large SPB:SRI Clock Ratios Configured		38
DMA_TC.020	DMA Conditional Linked List: Circular Buffer Enabled		38
DMA_TC.021	Combined Software/Hardware Controlled Mode Spurious Errors		38
DMA_TC.022	Conditional Linked List: Bus Error		39
DMA_TC.024	Suspend Request coincident with Channel Activation		40



Table 4 Fun	ctional Deviations (cont'd)		
Functional Deviation	Short Description	Cha nge	Pa ge
DMA_TC.025	Conditional Linked List: new non-CLL mode TCS load can corrupt SDCRC RAM write		40
DMA_TC.026	Linked List: Failed TCS load can trigger wrap interrupt		40
DMA_TC.028	Transaction Request Lost (TRL) Interrupt Service Request Behaviour		41
DMA_TC.031	CHCSR.ICH can be incorrectly set after pattern match		41
DMA_TC.034	DMA Timestamp and Destination Circular Buffer		42
DMA_TC.035	Last DMA Transaction in a Linked List triggers a DMA Daisy Chain		43
DMA_TC.036	Linked List: SADR/DADR can be overwritten when loading a non-LL TCS		44
DMA_TC.037	Conditional Linked List: Bit TSR.CH not cleared for a CLL transaction upon pattern match		44
DMA_TC.038	Linked List: SIT interrupt when SIT bit set in newly loaded TCS		45
DMA_TC.039	Read Data CRC		45
DMA_TC.040	DMA Linked Lists: Intermittent Clearing of Hardware Transaction Request Enable with mixed mode Transaction Control Sets		45
DMA_TC.041	DMA Circular Buffer Wrap Interrupt		46
DMA_TC.042	DMA Interrupt from Channel reported before Completion of DMA Transaction		47
DMA_TC.043	DMA Write Move Data Corruption for non 32-byte Aligned Cacheable Source Address		48



Table 4 Func	tional Deviations (cont'd)		
Functional Deviation	Short Description	Cha nge	Pa ge
DMA_TC.044	Clock Switch after SPB Error Reported results in Spurious SRI Error		48
DMA_TC.045	DMA Reconfigures DMA Channels Lockup		<b>49</b>
DMA_TC.046	Shadow Operation Read Only Mode		<b>49</b>
DMA_TC.049	Bus Error Reported During LL TCS Load		50
DMA_TC.050	Clearing CHCSR.FROZEN during Double Buffering		50
DMA_TC.052	SER and DER During Linked List Operations		51
DMA_TC.053	TS16_ERR Type of Error Reporting Unreliable		52
DMA_TC.054	DMA Channel Halt Acknowledge Unreliable		52
DMA_TC.055	ICU to DMA Interface in Sleep Mode		<b>52</b>
DMA_TC.056	TSR and SUSENR Access Protection Unreliable		53
DMA_TC.058	Linked List Load Transaction Control Set (TCS) Integrity Error		54
DMA_TC.061	DMA Double Buffering Operations		55
DMA_TC.062	Termination of DMA Transaction for Pattern Match		58
DMA_TC.063	DMA Timestamp Destination Address		<b>58</b>
DMA_TC.064	DMA Daisy Chain Request		<b>58</b>
DMA_TC.065	DMA Move Concurrent Bus Accesses		59
DMA_TC.066	DMA Double Buffering Operations - Update Address Pointer		60
DTS_TC.001	Temperature Sensor Formula		60
FLASH_TC.052	Use of Write Page Once command		61



Table 4 Fur	ctional Deviations (cont'd)		
Functional Deviation	Short Description	Cha nge	Pa ge
GTM_AI.132	GTM_TOP level: AEI write to BRIDGE_MODE register can result in blocking of AEI configuration interface		62
GTM_AI.141	TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi_SEL,GPRi_SEL= 100 in TIM channel mode TIEM, TPWM, TIPM, TPIM, TGPS		62
GTM_AI.142	TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi_SEL,GPRi_SEL= 100 in TIM channel mode TBCM		63
GTM_AI.143	GTM_TOP level: AEI pipelined write to GTM_BRIDGE_MODE register directly after setting aei_reset='0' can result in blocking of AEI configuration interface		64
GTM_AI.144	TIM: TIM interrupts as trigger source from TIM to TOM/ATOM not functional		65
GTM_AI.153	TIM: Incorrect data captured to CNTS register when TIM channel operates in mode TPWM or TPIM and CNTS_SEL = 1 and selected CMU_CLK ≠ sys_clk		66
GTM_AI.154	TOM: Incorrect duty cycle in PCM mode (bit reversed mode)		<b>66</b>
GTM_AI.157	CMU: Incorrect AEI status by writing 1 to bit 24 of register CMU_CLK_6/7_CTRL		67
GTM_AI.163	TIM: timeout signaled when TDU unit is reenabled		67



Functional Deviation	Short Description	Cha nge	Pa
GTM_AI.164	TIM: capturing of data into TIM[i]_CH[x]_CNTS with setting CNTS_SEL=1 not functional in TPWM and TPIM mode	lige	ge 68
GTM_AI.181	TIM: Incorrect signal level bit ECNT[0] in mode TIEM, TPWM, TIPM, TPIM, TGPS		69
GTM_AI.202	(A)TOM: no CCU1 interrupt in case of CM1=0 or 1 and RST_CCU0=1		70
GTM_AI.205	TIM: unexpected CNTS register update in TPWM OSM mode		70
GTM_AI.209	TOM/ATOM: no update of CM0/CM1/CLK_SRC via trigger signal from preceding instance if selected CMU_CLKx is not SYS_CLK		71
GTM_AI.260	TOM/ATOM: Async. update in SOMP mode with CM1=0 and selected CMU clock unequal sys_clk not functional		72
GTM_AI.270	(A)TOM: output signal is postponed one period for the values CM0=1 and CM1>CM0 if CN0 is reset by the trigger of a preceding channel (RST_CCU0=1)		73
GTM_AI.298	TOM/ATOM: wrong output behaviour in SOMP oneshot mode when oneshot pulse is triggered by TIM_EXT_CAPTURE(x)		73
GTM_AI.299	TOM/ATOM: wrong output behaviour in SOMP oneshot mode when oneshot pulse is triggered by trig_[x-1]		74
GTM_AI.336	GTM Bus Bridge: Incorrect AEI access execution in case the previous AEI access was aborted with the access timeout abort function		75



Table 4 Fun	ctional Deviations (cont'd)		
Functional Deviation	Short Description	Cha nge	Pa ge
GTM_AI.340	TOM/ATOM: Generation of TRIG_CCU0/TRIG_CCU1 trigger signals skipped in initial phase of A/TOM SOMP one-shot mode		76
GTM_AI.341	TOM/ATOM: False generation of TRIG_CCU1 trigger signal in SOMP one- shot mode with OSM_TRIG=1 when CM1 is set to value 1		78
GTM_AI.347	TOM/ATOM: Reset of (A)TOM[i]_CH[x]_CN0 with TIM_EXT_CAPTURE are not correctly synchronized to selected CMU_CLK/CMU_FXCLK	New	79
GTM_TC.011	TIM 0 Mapping for QFP-80 - CHSEL7		81
GTM_TC.012	Read Access Control by Register ODA		82
IOM_TC.002	Missed or spurious IOM events when pulse length exceeds Event Window counter range		83
IOM_TC.003	Unexpected Event upon Kernel Reset		83
IOM_TC.004	Write to IOM register space when IOM_CLC.RMC > 1		84
MTU_TC.005	Access to MCx_ECCD and MCx_ETRRi while MBIST disabled		84
MTU_TC.011	MBIST Bitmap not working for w0 - r1		85
MTU_TC.012	Security of CPU Cache Memories During Runtime is Limited		86
MTU_TC.016	Wrong Address(es) Tracked in Registers ETRRx of TC1.6E CPU0 PSPR and DSPR		87



Table 4         Functional Deviations (	cont'd)
---	---------

Functional	Short Description	Cha	Ра
Deviation		nge	ge
OCDS_TC.038	Disconnecting a debugger without device reset ("hot detach") may require reading of OCS registers		91
OCDS_TC.042	OTGS capture registers can miss single clock cycle triggers		91
OCDS_TC.043	Read-Modify-Write Bus Transactions to Cerberus Registers		92
PLL_TC.005	PLL Initialization after Cold Power-up or Wake-up from Standby mode		92
PLL_TC.007	PLL Loss of lock when oscillator shaper is used	New	93
QSPI_TC.006	Baud rate error detection in slave mode (error indication in current frame)		93
QSPI_TC.017	Slave: Reset when receiving an unexpected number of bits	New	94
RESET_TC.005	Indication of Power Fail Events in SCU_RSTSTAT		94
SMU_TC.006	OCDS Trigger Bus OTGB during Application Reset		95
SMU_TC.007	Size and Position of Field ACNT in Register SMU_AFCNT		95
SMU_TC.008	Behavior of Action Counter ACNT		96
SMU_TC.010	Transfer to SMU_AD register not triggered correctly		97
SMU_TC.012	Unexpected alarms when registers FSP or RTC are written		97
SRI_TC.003	XBAR_PRIOL/H Register Layout and Reset Values		98



AC/DC/ADC Deviation	Short Description	Cha nge	Pa ge
ADC_TC.P010	Increased Gain Error (EA <sub>GAIN</sub> ) for T <sub>J</sub> < 0°C		101
IDD_TC.H001	IPC Limits used in Production Test for IDD Max Power Pattern		101
IEVRSB_TC.P001	Test Condition for I <sub>EVRSB</sub> (sum of all currents in standby mode) - Data Sheet correction	New	102
PADS_TC.H004	PN-Junction Characteristics for Pad Type S		102
VDDPPA_TC.H001	Voltage to ensure defined pad states - Footnote update		102

# Table 5 Deviations from Electrical- and Timing Specification

## Table 6 Application Hints

Hint	Short Description	Cha nge	Pa ge
ADC_AI.H003	Injected conversion may be performed with sample time of aborted conversion		104
ADC_TC.H011	Bit DCMSB in register GLOBCFG		105
ADC_TC.H014	VADC Start-up Calibration		105
ADC_TC.H015	Conversion Time with Broken Wire Detection		106
ADC_TC.H020	Minimum/Maximum Detection Compares 12 Bits Only		107
ADC_TC.H022	Sample Time Control - Formula		108
ADC_TC.H024	Documentation: Filter control only in registers GxRCR7/GxRCR15		109



Hint	Short Description	Cha	Ра
		nge	ge
ADC_TC.H031	High precision bandgap voltage -	Upd	109
	documentation update	ate	
ADC_TC.H038	Multiplexer Diagnostics Connection -	New	110
	Documentation update		
ASCLIN_TC.H001	Bit field FRAMECON.IDLE in LIN slave	Upd	110
	tasks	ate	
ASCLIN_TC.H003	Behavior of LIN Autobaud Detection Error Flag		110
ASCLIN_TC.H004	Changing the Transmit FIFO Inlet Width / Receive FIFO Outlet Width		111
ASCLIN_TC.H005	Collision detection error reported twice in LIN slave mode		112
BROM_TC.H003	Information related to Register FLASH0_PROCOND		113
BROM_TC.H009	Re-Enabling Lockstep via BMHD		113
BROM_TC.H010	Interpretation of value UNIQUE_CHIP_ID_32BIT		113
CCU6_AI.H001	Update of Register MCMOUT		113
CCU6_AI.H002	Description of Bit RWHE in Register ISR		114
CCU6_AI.H003	Bit TRPCTR.TRPM2 in Manual Mode - Documentation Update		115
CCU_TC.H001	Clock Monitor Check Limit Values		115
CCU_TC.H002	Oscillator Gain Selection via OSCCON.GAINSEL		116
CCU_TC.H005	References to f <sub>PLL2</sub> , f <sub>PLL2_ERAY</sub> and K3 Divider in User's Manual		116
CCU_TC.H006	Clock Monitor Support - Documentation Update		117
CCU_TC.H007	Oscillator Watchdog Trigger Conditions for ALM3[0]		117



Hint	Short Description	Cha nge	Pa ge
CCU_TC.H010	Oscillator Mode control in register OSCCON - Documentation Update		118
CPU_TC.H006	Store Buffering in TC1.6/P/E Processors		118
CPU_TC.H008	Instruction Memory Range Limitations		121
CPU_TC.H009	Details on CPU Clock Control		121
CPU_TC.H012	Behavior of bit-wise operations on certain peripheral register bits which need to be written back with the same value		122
CPU_TC.H014	ACCEN* Protection for Write Access to Safety Protection Registers - Documentation Update		124
CPU_TC.H015	Register Access Modes for Safety Protection Registers - Documentation Update		124
CPU_TC.H017	MSUB.Q does not match MUL.Q+SUB - Documentation Update	Upd ate	124
DAP_TC.H002	DAP client_blockread in Combination with TGIP and all Parcels with CRC6		126
DAP_TC.H003	Not acknowledged DAP telegrams in noisy environments		126
DMA_TC.H002	Bit CHCSRz.BUFFER can be toggled when not in Double Buffer Mode		127
DMA_TC.H004	Transaction Request Lost upon software trigger with pattern match		127
DMA_TC.H005	Linked List Transfer leading to loading of non-Linked List TCS causes corruption		128
DMA_TC.H006	Clearing of HTRE when DMA channel is configured for Single Mode		128
DMA_TC.H007	Selecting the Priority for DMA Channels		129



Hint	Short Description	Cha nge	Pa ge
DMA_TC.H008	Transaction Request State		130
DMA_TC.H009	Resetting Bits ICH and IPM in register CHCSRz		130
DMA_TC.H010	Calculation of DMA Address Checksum for DMA read moves to Cacheable Addresses		131
DMA_TC.H011	DMA_ADICRz.SHCT - Reserved Values		131
DMA_TC.H012	TCS Update in Halt State		132
DMA_TC.H013	MExSR.WS and MExSR.RS Status Bits		132
DMA_TC.H016	DMARAM ECC Error Disable		133
DMA_TC.H017	DMA Channel Request Control - Documentation Update		133
DTS_TC.H001	Update of Bit DTSSTAT.BUSY		133
ENDINIT_TC.H001	Endinit Protection for Registers KRST0, KRST1, KRSTCLR		134
FLASH_TC.H007	Advice for using Suspend and Resume		134
FLASH_TC.H008	Understanding Flash Retention/Endurance Figures in the Data Sheet		136
FPI_TC.H002	Write Access to Register ACCEN1		137
GPT12_TC.H001	Timer T5 Run Bit T5R - Documentation Correction		137
GTM_TC.H004	Correction to Bit Fields GTM_TIMi_IN_SRC.VAL_x		137
GTM_TC.H005	External Capture in TIM Pulse Integration Mode (TPIM)		138
GTM_TC.H007	GTM to CAN Timer Triggers		139
GTM_TC.H009	TIM0 Channel x Input Selection - Mapping for QFP-80 and QFP-100 Packages		139



Hint	Short Description	Cha nge	Pa ge
GTM_TC.H011	First CM0 updates in case of SR0=1 and (A)TOM used as Triggered Channel	nge	90 142
GTM_TC.H014	Synchronous Bridge Mode Restrictions		143
GTM_TC.H015	Register TIMi_CHx_CTRL - Correction to Register Image		143
GTM_TC.H020	GTM can cause unintended bus errors after enabling when SPB or GTM frequency is very low	Upd ate	144
INT_TC.H004	Corrections to the Interrupt Router Documentation		144
INT_TC.H005	SRN Index Numbers for TC22x/TC21x - Documentation Update		145
IOM_TC.H001	How to clear the IOM_LAMEWCm register		150
IOM_TC.H002	IOM Clock Control		150
IOM_TC.H003	Configuration of LAMCFG.IVW and LAMEWS.THR		152
IOM_TC.H004	Behavior of LAMEWCn.CNT when LAMEWSn.THR is 0		154
IOM_TC.H006	ACCEN* Protection for Write Access to IOM Registers		154
IOM_TC.H007	Write Access to FPCESR		154
MTU_TC.H003	AURIX™ Memory Tests using the MTU		155
MTU_TC.H004	Handling the Error Tracking Registers ETRR		155
MTU_TC.H005	Handling SRAM Alarms		156
MTU_TC.H006	Alarm Propagation to SMU via Error Flags in MCx_ECCD		158
MTU_TC.H009	Reset Value for Register ECCD		158
MTU_TC.H010	Register MCONTROL - Bit Field Res4		159



Hint	Short Description	Cha nge	Pa ge
MTU_TC.H011	Access Protection for Memory Control Registers		160
MTU_TC.H012	Kernel Reset triggers Reset of MBIST Registers		160
MTU_TC.H014	Access to SRAM while MTU operations are underway		160
MultiCAN_AI.H005	TxD Pulse upon short disable request		161
MultiCAN_AI.H006	Time stamp influenced by resynchronization		162
MultiCAN_AI.H007	Alert Interrupt Behavior in case of Bus- Off		162
MultiCAN_TC.H003	Message may be discarded before transmission in STT mode		163
MultiCAN_TC.H004	Double remote request		163
MultiCAN_TC.H007	Oscillating CAN Bus may Disable the CAN Interface		164
MultiCAN_TC.H008	Changes due to CAN FD protocol ISO 11898-1:2015		164
MultiCAN_TC.H009	Limitation on Secondary Sample Point (SSP) Position (ISO CAN FD nodes only)		1 <b>6</b> 8
MultiCAN_TC.H010	Limitation on maximum SJW Range for CAN FD Data Phase (ISO CAN FD nodes only)		170
MultiCAN_TC.H011	Transmitter Delay Compensation Behaviour (CAN FD only)		171
MultiCAN_TC.H012	Delayed time triggered transmission of frames	New	171
OCDS_TC.H010	JTAG requires two initial clock cycles after PORST		172



Hint	Short Description	Cha nge	Pa ge
OCDS_TC.H012	Minimum Hold Time for Inputs OCDS_TGIx		172
PMC_TC.H001	Check for permanent Overvoltage during Power-up		173
PMC_TC.H004	Selecting the WUT Clock Divider		173
PMS_TC.H002	Sensitivity to supply voltage ripple during start-up	Upd ate	173
PMU_TC.H002	Impact of Application Reset on register FLASH0_FCON	New	176
PORTS_TC.H006	Using P33.8 while SMU is disabled		177
QSPI_TC.H005	Stopping Transmission in Continuous Mode		178
QSPI_TC.H006	Corrections to Figures "QSPI - Frequency Domains" and "Phase Duration Control, Overview"		178
QSPI_TC.H007	RXFIFO Overflow Bit Behavior in Slave Mode		179
QSPI_TC.H008	Details of the Baud Rate and Phase Duration Control - Documentation update	New	179
RESET_TC.H002	Unexpected SMU Reset Indication in SCU_RSTSTAT		180
RESET_TC.H003	Usage of the Prolongation Feature for ESR0 as Reset Indicator Output		181
RESET_TC.H004	Effect of Power-on and System Reset on DSPR		182
SCU_TC.H009	LBIST Influence on Pad Behavior		182
SCU_TC.H010	LBIST Signature Depends on Debug Interface Configuration		182
SCU_TC.H013	Correction to Register References in Chapter "Watchdog Timers"		183



Hint	Short Description	Cha nge	Pa ge
SCU_TC.H014	Reset Value of Bit Field IOCR.PC1 - Control for Pin ESR1		184
SENT_TC.H003	First Write Access to Registers FDR and TPD after ENDINIT Status Change		184
SENT_TC.H004	Short Serial Message - Figure Correction		185
SENT_TC.H005	Interface Connections of the SENT Module - Documentation Correction		186
SMU_TC.H001	Write all bit fields of SMU_PCTL with one write access		187
SMU_TC.H005	Correction to Figure "SMU Register Map"		187
SMU_TC.H006	Description of Bit EFRST in Register SMU_AGC		187
SMU_TC.H007	SPB Bus Control Unit (SBCU) Alarm Signalling to SMU		188
SMU_TC.H009	Alarm Table Corrections		188
SMU_TC.H010	Clearing individual SMU flags: use only 32-bit writes		194
SMU_TC.H013	Increased Fault Detection for SMU Bus Interface (SMU_CLC Register)	New	195
SMU_TC.H014	Unintended short pulse on FSP pins in Time switching or Dual-rail mode	New	195
SRI_TC.H001	Using LDMST and SWAPMSK.W instructions on SRI mapped Peripheral Registers (range 0xF800 0000- 0xFFFF FFFF)		196
STM_TC.H001	Effect of kernel reset on interrupt outputs STMIR0/1		196
STM_TC.H002	Access Protection for STM Control Registers		197



Hint	Short Description	Cha nge	Pa ge
STM_TC.H004	Access to STM registers while STMDIV = 0	New	198



# 2 Functional Deviations

## ADC\_AI.016 No Channel Interrupt in Fast Compare Mode with GLOBRES

In fast compare mode, the compare value is taken from bitfield RESULT of the selected result register and the result of the comparison is stored in the respective bit FCR.

A channel event can be generated when the input becomes higher or lower than the compare value.

In case the global result register GLOBRES is selected, the comparison is executed correctly, the target bit is stored correctly, source events and result events are generated, but a channel event is not generated.

#### Workaround

If channel events are required, choose a local result register GxRESy for the operation of the fast compare channel.

#### ADC\_TC.068 Effect of VAGND Cross Coupling on Conversion Result

Due the implementation of the clock dividers as fractional dividers, a statistical phase shift of one  $f_{VADC}$  clock can occur between the operation of different converter groups. If the last  $f_{VADC}$  clock of the sample phase of a converter group Gx coincides with the first  $f_{VADC}$  clock of a conversion step of (one or more) other converter groups Gy, the Total Unadjusted Error (TUE) of the conversion result of Gx is increased due to cross coupling via VAGND.

For TC26x, TC23x, TC22x, and TC21x, the TUE is increased up to ± 25 LSB<sub>12</sub>

#### Workarounds - Introduction

Workaround 1..3 may be used with any device step.

Workaround 4 can only be used with TC21x, TC22x, TC23x  $\geq$  step AB.



# Workaround 1

Synchronize the trigger events of different converter groups as follows:

- Operate the arbiters and the analog parts of the VADC at the same clock frequency, i.e. select the divider factors DIVA and DIVD in register GLOBCFG such that  $f_{ADCD} = f_{ADCI}$  for all converter groups:
  - Note: As  $f_{ADCD} = f_{VADC}/4$  with the maximum divider (DIVD = 3), this implies that  $f_{VADC} = f_{SPB}$  must be limited to 80 MHz to achieve  $f_{ADCD} = f_{ADCI}$  with the error limits specified for  $f_{ADCI} = 20$  MHz in the Data Sheet.
- Enlarge the length of an arbitration round to a minimum of 16 arbitration slots (i.e. bit field GxARBCFG.ARBRND ≥ 2 for any x).
- Select the conversion time (including sample time) of the longest conversion of any group Gx to be shorter than two arbitration rounds. This ensures that all converters are idle when the arbiters have determined the next conversion request.
- Synchronize the digital and the analog clock by switching off/on the Module Disable Request bit, i.e. set CLC.DISR =  $1_B$  and then CLC.DISR =  $0_B$ .
- Initiate the start-up calibration by setting bit GLOBCFG.SUCAL = 1<sub>B</sub> (mandatory after switching off/on VADC clocks via CLC.DISR).

# Workaround 2

Ensure that conversions never overlap for any two converter groups Gx and Gy.

This may be achieved under software control, or by exclusively using the VADC background request source.

For this workaround, no restrictions apply on clock and arbitration round settings.

# Workaround 3

Use the converters within a synchronization group in master/slave configuration, such that they are synchronized for parallel sampling, triggered by one common master. In this case, the cross coupling effect will not occur as long as only one synchronization group is performing conversions.

For devices that support more than one synchronization group, operate the synchronization groups in an interleaving manner.



For this workaround, no restrictions apply on clock and arbitration round settings.

## Workaround 4

To avoid the cross coupling effect, this device step (see "Workarounds - Introduction" above) supports selection of signal CCU6061\_TRIG1 to synchronize the start of the converter groups to a raster of  $1/f_{ADCI}$  (e.g.  $5/f_{SPB} = 50 \text{ ns}$  @ $f_{SPB} = 100 \text{ MHz}$  and  $f_{ADCI} = 20 \text{ MHz}$ , or  $4/f_{SPB} = 64 \text{ ns}$  @ $f_{SPB} = 62.5 \text{ MHz}$  and  $f_{ADCI} = 12.5 \text{ MHz}$ ). The resulting jitter (delay from trigger to start of conversion) is thus limited to max.  $1/f_{ADCI}$ .

For this workaround, either CCU60\_T13 or CCU61\_T13 is configured (reserved) to provide the synchronization signal. The selection is performed via bit field TRIG1SEL in register CCU60\_MOSEL:

- TRIG1SEL = 000<sub>B</sub>: signal CCU60\_COUT63 from CCU60\_T13 is selected
- TRIG1SEL = 001<sub>B</sub>: signal CCU61\_COUT63 from CCU61\_T13 is selected

The synchronization signal is enabled inside the VADC module by setting bit GLOBCFG.DCMSB =  $1_B$ . The default function of this bit (DCMSB =  $0_B$ : one clock cycle for MSB conversion step) is hardwired and thus stays unaffected.

The following examples describe the initialization of CCU60 or CCU61, respectively, to provide a 20 MHz synchronization signal  $@f_{SPB} = 100$  MHz:

# Example for CCU60 initialization

# Example for CCU61 initialization

CCU61\_CLC = 0x0; // enable CCU61 kernel



# Note: In case an application only uses kernel CCU61, ensure that kernel CCU60 is also clocked until register CCU60\_MOSEL is configured.

```
CCU60_CLC = 0x0; // ensure CCU60 kernel is clocked

// until CCU60_MOSEL is configured

CCU61_T13PR = 0x4; // 4+1 clock periods with ..

CCU61_CC63SR = 0x1; // duty cycle 40 ns low / 10 ns high

CCU61_PSLR |= 0x0080; // passive state level of COUT63 = 1

CCU61_MODCTR |= 0x8000;// ECT130 = 1 enables T13 output

// (CC63ST -> COUT63)

CCU61_TCTR4 |= 0x4200; //set bit T13STR and T13RS ..

// to enable shadow transfer and start T13

CCU60_MOSEL |= 0x8; // CCU6061_TRIG1 is CCU61_COUT63
```

# ASCLIN\_TC.004 SLSO in SPI mode still active after module disable

It is expected that in SPI mode, after module disable, the Slave Select Output signal SLSO should be in idle state according to configuration of Slave Polarity in Synchronous mode (IOCR.SPOL).

However, in this design step, when the module is disabled, the Slave Select Output signal SLSO is always 0 (low) independent of IOCR.SPOL, i.e., it is still active even when IOCR.SPOL =  $1_{B}$ .

#### Workaround

Before disabling the ASCLIN module, set SLSO to the desired level in the corresponding Port control registers.

# <u>ASCLIN TC.005</u> Unjustified collision detection error in half-duplex SPI mode

In Half Duplex SPI mode, when collision detection is enabled and the number of stop bits in SPI frame is configured as any value from 1 to 7 in FRAMECON.STOP, a Collision Error (FLAGS.CE) is triggered during the trailing phase (i.e., during stop bits), although RX and TX signal are identical.



### Workaround

In half-duplex SPI mode, set FRAMECON.STOP = 0 if trailing phase is irrelevant, or ignore/disable collision error if FRAMECON.STOP > 0.

# ASCLIN TC.006 Unjustified response timeout in LIN slave mode

When ASCLIN is configured as LIN slave and Response timeout is configured as DATCON.RM =  $1_B$ , Response timeout is triggered even when an incomplete LIN Header frame is received. The timeout counter runs further after Header timeout detection without reset and triggers Response Timeout when it reaches the Response Timeout Threshold value defined by DATCON.RESPONSE.

### Workaround

Ignore the Response Timeout which comes directly after a Header Timeout has occurred and before the next break is detected.

# ASCLIN\_TC.007 Break Detected in LIN Frames in Soft Suspend mode

When ASCLIN has entered Soft Suspend mode (OCS.SUS = 0x2), it still detects a Break Field in LIN frames and triggers an interrupt if enabled (FLAGSENABLE.BDE =  $1_B$ ).

### Workaround

Ignore a detected break event when the module has been soft-suspended (e.g. set FLAGSENABLE.BDE =  $0_{\text{B}}$  when using soft suspend mode).

### ASCLIN\_TC.008 Response timeout in LIN Mode in case of header only

In LIN (Master/Slave) mode, when Header Only (DATCON.HO =  $1_B$ ) is configured, Response timeout could occur even though no Response frame is expected.



# Workaround

To avoid the unwanted interrupt, disable the interrupt on Response Timeout by FLAGSENABLE.RTE =  $0_B$  whenever Header Only (DATCON.HO =  $1_B$ ) is configured.

# <u>ASCLIN\_TC.009</u> RFL flag set in Buffer Mode when Receive FIFO Inlet is disabled

When RXFIFO is configured in Buffer Mode (RXFIFOCON.BUF =  $1_B$ ) and Receive FIFO Inlet is disabled (RXFIFOCON.ENI =  $0_B$ ), the receive FIFO level flag is set (FLAGS.RFL =  $1_B$ ) even though RXFIFO is not filled with new incoming data.

### Workaround

To avoid the unwanted Receive FIFO Level interrupt, disable it by setting FLAGSENABLE.RFLE =  $0_B$  whenever Receive FIFO Inlet is disabled (RXFIFOCON.ENI =  $0_B$ ),

# ASCLIN\_TC.010 Flush of TXFIFO leads to frame transmission

When the TXFIFO is flushed (TXFIFIOCON.FLUSH =  $1_B$ ), it triggers transmission of a frame in the following corner case:

- Starting condition:
  - TXFIFO is not empty and TXFIFOCON.ENO = 0<sub>B</sub>
- Triggering condition:
  - Write to TXFIFOCON with both TXFIFOCON.FLUSH =  $1_B$  and TXFIFOCON.ENO =  $1_B$

### Workaround

Do not flush TXFIFO and change bit TXFIFOCON.ENO from  $0_B$  to  $1_B$  in one single write to TXFIFOCON if TXFIFO is not empty.



# <u>BROM\_TC.008</u> Sporadic Power-on Reset after Wake-up from Standby Mode

On a wake-up from Standby mode, the Standby RAM redundancy installation procedure is executed. In case there is a sporadic Power-on reset in a time window between 600  $\mu$ s - 1 ms after Standby mode wake-up, it can happen that the application data stored in specific Standby RAM cells are overwritten.

Note: This effect can occur only on devices where non-zero data are stored in CPU0 DSPR at locations  $D000 \ 2000_H$  to  $D000 \ 203F_H$  by the Startup Software (SSW) after cold power-on (see section "Preparation before to enter Stand-by mode" in the BootROM chapter of the User's Manual). Only CPU0 DSPR Standby RAM is affected, EMEM in ADAS or ED devices is not affected.

#### Workarounds

- Calculate CRC over critical Standby RAM data and store result before Standby mode entry. On a consequent wake-up, CRC of the critical data shall be carried out. The CRC is a general recommended measure for improved robustness of Standby RAM handling. Or / and
- 2. Keep a copy of the critical data at a second location in Standby RAM. On wake-up, compare data from both locations to ascertain their integrity.

# <u>CPU\_TC.123</u> Data Corruption possible when CPU GPR accesses made via SRI slave with CPU running

Data corruption may occur when another master accesses a TriCore CPU's General Purpose Registers (GPRs) via its SRI slave port whilst the CPU is running (i.e. not Idle, Halted or Suspended). The TriCore GPRs are A0-A15 and D0-D15. The scenarios in which data corruption may occur are different for the TC1.6P and TC1.6E processors as described below.

TC1.6P - Data corruption may occur when one of the CPU GPRs is **written** via the SRI slave port whilst the CPU is running. Both AGPR and DGPR writes may be affected.



TC1.6E - Data corruption may occur when one of the CPU Address GPRs (A0-A15) is **read** via the SRI slave port whilst the CPU is running. However, data corruption can only occur when the slave AGPR read interacts with the execution of a specific form of store instruction. The store instructions affected by this issue are ST.A and ST.DA, where the address register to be stored is modified by the addressing mode of the store instruction. For example:

ST.A [+A0], A0

However, such store instructions are architecturally undefined and should not be being used. In the case of this errata all data written to memory by this store instruction may be corrupted.

#### Workaround

Writes to a CPU's GPRs via its SRI slave port must never be performed whilst the CPU is running. If it is necessary for an external master to write to a CPU's GPR then that CPU must first be placed in Idle, Halt or Suspend mode.

If it is necessary for an external master to read a TC1.6E CPU's AGPR whilst that CPU is running then store instructions of the form above (where any source register is modified by the addressing mode of the store instruction) are not allowed.

# <u>CPU\_TC.127</u> Pending Interrupt Priority Number PIPN in Register ICR

In the TriCore Architecture Manual, it is described for the Pending Interrupt Priority Number ICR.PIPN that it is reset to 0x0 in case there is no request pending.

However, the AURIX<sup>™</sup> hardware implementation behaves differently, as the value of PIPN is not changed after the interrupt is serviced in case there is no further request pending.

### CPU\_TC.132 Unexpected PSW values used upon Fast Interrupt entry

Under certain conditions, unexpected PSW values may be used during the first instructions of an interrupt handler, if the interrupt has been taken as a fast



interrupt. For a description of fast interrupts, see the "CPU Implementation-Specific Features" section of the relevant User's Manual.

When the problem occurs, the first instructions of the interrupt handler may be executed using the PSW state from the end of the previous exception handler, rather than that which is being loaded by the fast interrupt entry sequence. The TC1.6E, TC1.6P and TC1.6.2P processors are all affected by this problem as follows:

- TC1.6E (in TC21x..TC27x): Only the first instruction of the ISR is affected.
- TC1.6P (in TC26x..TC29x), TC1.6.2P (in TC3xx): Up to 4 instructions at the start of the ISR may be affected. However, if the following precondition is not met, then there is no issue for these processor variants:
  - A11 must point to the first instruction of the fast interrupt handler at the end of the previous exception handler, i.e. the return value from the previous exception must be pointing to the very first instruction of the new interrupt handler. Note that this case should not occur normally, unless software updates the A11 register to a value corresponding to the start of an interrupt handler.

# Workarounds

### Workaround 1

When the PSW fields PSW.PRS, PSW. S, PSW.IO or PSW.GW need to be changed in an exception handler, the change should be wrapped in a function call.

```
_exception_handler:
CALL _common_handler
RFE
_common_handler:
MOV.U d0, #0x0380
MTCR #(PSW), d0 // PSW.IO updated to User-0 mode
...
RET
```

Note that this workaround assumes SYSCON.TS == SYSCON.IS such that the workaround functions correctly for both traps and interrupts. If this is not the



case it is possible for bus accesses to use an incorrect master Tag ID, potentially resulting in an access to be incorrectly allowed, or an unexpected alarm to be generated. In this case it should be ensured that for all interrupt handlers the potentially affected instructions do not produce bus accesses.

### Workaround 2

Do not use any instructions dependent upon PSW settings (e.g. BISR or ENABLE, dependent on PSW.IO) as the first instruction of an ISR in TC1.6E, or as one of the first 4 instructions in an ISR for TC1.6P or TC1.6.2P.

Note: The workarounds need to be applied in TC1.6P and TC1.6.2P only in case software modifies the A11 register in an exception handler, as described in the preconditions above.

# <u>DAP\_TC.002</u> DAP client\_blockread has Performance issue in Specific Operation Modes

For achieving the highest block read bandwidth, the following word is already read chip internally while a word is transmitted on DAP. This read ahead is under certain conditions disabled in the case that the "All parcels with CRC6" bit is set in the telegram. In this case the distance between the reply parcels becomes significantly longer, due to the missing read ahead. This effect occurs also in Wide Mode.

The data values in the parcels are always correct, it is just a performance issue.

# Workaround

Don't use the "All parcels with CRC6" option, use "Read CRCup" instead.

This mode is anyway better in terms of performance for larger blocks (no CRC6 overhead for each parcel) and data protection (32 bit CRC). For a few words, the impact of this performance issue might be tolerable. For the first word a read ahead is not possible anyway.

# DAP\_TC.003 DAP CRC32 definition and algorithm

The DAP CRC32 algorithm is different from the IEEE 802.3 Ethernet CRC.

TC22x/TC21x, ES-AC, AC



#### Workaround

Use the following (VHDL) algorithm for each incoming data bit. The CRC32 value is initialized with all ones.

In Wide Mode the function is called for both DAP data bits in each DAP0 clock cycle.

```
subtype crc32 t is std ulogic vector(31 downto 0);
function calc crc32 f(crc now : crc32 t;
                      bit new : std ulogic)
                     return crc32 t is
 variable crc : crc32 t;
begin
  crc(31 downto 1) := crc now(30 downto 0);
  crc(0) := bit_new xor crc_now(31);
  crc(1) := bit_new xor crc_now(0) xor crc now(31);
  crc(2) := bit new xor crc now(1) xor crc now(31);
  crc(4) := bit_new xor crc_now(3) xor crc_now(31);
  crc(5) := bit new xor crc now(4) xor crc now(31);
  crc(7) := bit new xor crc now(6) xor crc now(31);
  crc(8) := bit new xor crc now(7) xor crc now(31);
  crc(10) := bit_new xor crc_now(9) xor crc_now(31);
  crc(11) := bit_new xor crc_now(10) xor crc_now(31);
  crc(12) := bit new xor crc now(11) xor crc now(31);
  crc(16) := bit_new xor crc_now(15) xor crc_now(31);
  crc(22) := bit new xor crc now(21) xor crc now(31);
  crc(23) := bit new xor crc now(22) xor crc now(31);
  crc(26) := bit_new xor crc_now(25) xor crc_now(31);
 return crc;
end calc_crc32_f;
```

# <u>DAP\_TC.004</u> DAP client\_blockwrite telegram with CRC6 and CRC32 protection options

Note: This problem is only relevant for tool development, not for application development.



When issuing a DAP client\_blockwrite telegram from the tool to the device several CRC protection options are available, namely CRC6 and CRC32.

# **Expected Behavior**

- For CRC6 the expected behavior is:
  - (1) A CRC6 will be appended to the reply of only the last parcel of the telegram.
  - (2) An optional CRC6 can be appended to the devices "single startbit response" by setting DAPISC.RC6.
- For CRC32 the expected behavior is:
  - (3) The telegram can optionally send the CRCdown value as the last parcel.

## Actual Implementation

- For the actual implementation the CRC6 slightly differs as follows:
  - (1) The CRC6 of the last parcel will be erroneous if DAPISC.RC6 is set or if the CRCdown option is enabled.
  - (2) If DAPISC.RC6 =  $1_B$ , an unintentional CRC6 will be appended to the device response of parcels which are not the last parcel.
- For the actual implementation the CRC32 option slightly differs as follows:
  - (3) If also the CRC6option is set, the CRCdown option will not return the correct CRCdown value.

### Workaround for (3)

Workaround for (3) is not to use the CRCdown feature of the client\_blockwrite telegram, but to use the dedicated get\_CRCdown telegram.

# <u>DAP\_TC.005</u> DAP client\_read: dirty bit feature of Cerberus' Triggered Transfer Mode

Note: This problem is only relevant for tool development, not for application development.



The DAP telegram client\_read reads a certain number of bits from an IOclient (e.g. Cerberus). The parameter k can be selected to be zero, which is supposed to activate reading of 32 bits plus dirty bit.

However, in the current implementation, the dirty bit feature does not work correctly.

It is recommended not to use this dirty bit feature, meaning the number k should not evaluate to "0".

# <u>DAP\_TC.006</u> CRC6 error in telegram following a get\_CRCdown telegram prevents reset of CRC32 calculator

Note: This problem is only relevant for tool development, not for application development.

If a CRC6 error occurs in the telegram following a get\_CRCdown telegram the AURIX<sup>™</sup> internal CRC32 calculator does not get reset, as is the expected behavior for get\_CRCdown.

This effect can lead to unexpected CRC32 values for the next get\_CRCdown telegram. This corresponds to the perception of the tool that there has been a CRC32 error, even if the data was transmitted correctly.

### Workaround 1

Accept extra traffic for a required retransmission: In this case the tool could see a CRC32 error which is not based on a wrong transmission, but on the missing reset of the AURIX<sup>™</sup> internal CRC32 calculator. This would trigger the retransmission of correctly sent data.

### Workaround 2

**Check for no-reply after a get\_CRCdown telegram**: If the tool does not receive an answer for the telegram following a get\_CRCdown, it needs to resend the get\_CRCdown telegram and ignore the data.



# <u>DAP\_TC.007</u> Incomplete client\_blockread telegram in DXCM mode when using the "read CRCup" option

In DXCM (DAP over CAN Messages) mode, the last parcel containing the CRC32 might be skipped in a client\_blockread telegram using the "read CRCup" option.

#### Workaround

Do not use CRCup option with client\_blockread telegrams in DXCM mode.

Instead the CRCup can be read by a dedicated getCRCup telegram.

## DAP\_TC.009 CRC6 error in client\_blockwrite telegram

Note: This problem is only relevant for tool development, not for application development.

If a CRC6 error happens in a client\_blockwrite telegram, the DAP module will not execute the write and the tool will run into timeout according to the DAP protocol.

But in this case a following client\_blockwrite (with start address) will be ignored by the DAP module.

### Workaround

If the tool is running into a timeout after a client\_blockwrite telegram it should transmit a dummy client\_blockread telegram (e.g. len=0, arbitrary address) which will clean up the DAP client\_blockwrite function.

### <u>DMA\_TC.015</u> DMA Double Buffering: No Timestamp Support

When a DMA channel is configured for DMA Double Buffering, and flow control (or appendage of time stamp) is selected, i.e.  $DMA\_ADICRz.STAMP = 1_B$ , the Move Engine may lock up.



### Workaround

When a DMA channel is configured for DMA Double Buffering then flow control (or appendage of time stamp) should not be selected, i.e. bit  $DMA\_ADICRz.STAMP$  must be =  $0_B$ .

# <u>DMA\_TC.016</u> Byte and Half-word Write Accesses to specific Registers not supported

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

Byte and half-word write accesses via the SPB (System Peripheral Bus) to the Regfile and Request Control logic are not supported.

This affects the following registers:

- DMA\_OTSS (OCDS Trigger Set Select)
- DMA\_ERRINTR (Error Interrupt)
- DMA\_PRR0 (Pattern Read Register 0)
- DMA\_PRR1 (Pattern Read Register 1)
- DMA\_MODEy (Hardware Resource Mode)
- DMA\_HRRz (Hardware Resource Partition)
- DMA\_SUSENRz (Channel Suspend Enable)
- DMA\_TSRz (Transaction State)

### Workaround

Make sure only 32-bit word data is written to the registers listed above by selecting the appropriate data types.

# <u>DMA\_TC.017</u> Pattern Detection Double Interrupt Trigger when $INTCT = 11_B$

A DMA channel z is configured for pattern detection by programming the DMA\_CHCFGRz.PATSEL to reference a data value set in one of the pattern read registers DMA\_PRR0 or DMA\_PRR1. If DMA\_ADICRz.INTCT =  $11_B$  then DMA


channel z will generate a channel interrupt trigger and set CHSRz.ICH each time TCOUNT is decremented.

If a pattern match is detected then a channel interrupt trigger will be correctly generated but a second channel interrupt trigger will be generated when **TCOUNT** decrements. The second interrupt trigger is a bug and should not occur.

If the DMA channel z interrupt trigger is directed via the Interrupt Router to generate a DMA hardware request to another DMA channel then the second interrupt trigger may result in a Transaction Request Lost event.

#### Workaround

Workaround is to ignore the generation of the Transaction Request Lost event:

- Either disable the generation of error interrupt service requests by setting  $ADICRz.ETRL = 0_B$
- Or if the error interrupt service request is enabled, check all error status bits. If only the TRL bit for DMA channel x (pattern detection channel) is set then clear TRL and continue normal DMA operation.

### DMA\_TC.018 FPI timeout can cause pipelined register reads to break

Due to a problem in the FPI slave interface (SIF) to the System Peripheral Bus (SPB) in the DMA module, a register access which is pipelined behind an access which is timed-out may terminate early and return the wrong data to the bus.

The scenario for this problem to occur is as follows:

- 1. An FPI read transaction is performed which takes a long time in the data phase. Pipelined behind this is a register access to DMA or Cerberus.
- 2. The first transaction is timed out, and in the same cycle the register access is taken by the SIF.

#### Workaround

Timeout indicates a severe problem, meaning that something took unexpectedly long. In the event of an FPI timeout on the SPB, an error routine should be run to determine the error, and perform a system reset.



**Errata Sheet** 

**Functional Deviations** 

# <u>DMA\_TC.019</u> CBS Accesses with Large SPB:SRI Clock Ratios Configured

When operating in debug mode and a large SPB:SRI clock ratio is configured then Cerberus accesses to the SRI address space may be unreliable and result in the Cerberus hanging.

#### Workaround

Limit the SPB:SRI clock ratio to 1:1, 2:1, 3:1 or 4:1, and do not perform Cerberus accesses to the SRI address space while switching the SPB:SRI clock ratio.

#### DMA\_TC.020 DMA Conditional Linked List: Circular Buffer Enabled

When a DMA channel is configured for Conditional Linked List (i.e.  $ADICRz.SHCT = 1111_B$ ) and circular buffer operation (i.e.  $ADICRz.SCBE = 1_B$  OR  $ADICRx.DCBE = 1_B$ ) then if the source and destination addresses are not set to wrap boundaries then the behaviour will not be as intended, e.g. the wrap bits CHCSRz.WRPS and CHCESRz.WRPD may be spuriously set.

#### Workaround

If a DMA channel is configured for Conditional Linked List and circular buffers are enabled then the user must set the source and destination addresses to wrap boundaries.

# <u>DMA\_TC.021</u> Combined Software/Hardware Controlled Mode Spurious Errors

A DMA channel is configured for combined software/hardware controlled mode. If the Move Engine is servicing a DMA channel software request and a DMA channel hardware trigger is received then a Transaction Request Lost event is set. When the Move Engine completes the current DMA access the TSRz.CH bit is not cleared. The DMA channel will continue to request channel arbitration



as the CH bit is set. If the DMA channel wins arbitration then the Move Engine will continue to service the DMA channel.

In summary, 2 DMA requests (software and hardware) have resulted in 2 X DMA transfers and 1 X Transaction Request Lost (i.e. 3 X DMA actions for 2 X DMA triggers) i.e. a spurious error is generated.

#### Workaround

If a DMA channel is configured for combined software/hardware mode then increased attention must be paid to de-conflict the triggering of DMA channels from the servicing of DMA requests. The workaround will remove the source of spurious errors.

### DMA\_TC.022 Conditional Linked List: Bus Error

When a DMA channel is configured for Conditional Linked List (i.e.  $ADICRz.SHCT = 1111_B$ ) then if a bus error is reported then:

- If there is a pattern match then the number of DMA moves subsequently executed may not be as intended.
- If there is an error during the loading of a new Transaction Control Set then the DMA channel does not clear the TSRz.CH bit and begins the next DMA transaction with an erroneous Transaction Control Set.

### Workaround

If a DMA channel is configured for Conditional Linked List then the user must enable the error interrupt service request. On receiving notification of an error interrupt service request the user must read the Move Engine Error Status Registers to confirm that no bus errors were reported:

- If DMA\_ERRSRx.DER = 0<sub>B</sub> and DMA\_ERRSRx.SER = 0<sub>B</sub> then no bus errors reported.
- If a bus error is reported then check the last error channel DMA\_ERRSRx.LEC.
- If DMA\_ERRSRx.DLLER = 1<sub>B</sub> then there was an error during the loading of a new Transaction Control Set.



### DMA\_TC.024 Suspend Request coincident with Channel Activation

If DMA channel z is suspend enabled (SUSENRz.SUSEN =  $1_B$ ) and the DMA receives a suspend request then if during the same clock cycle the DMA channel becomes active in a Move Engine, the following effects will occur:

- SUSACRz.SUSAC is set for a cycle and then cleared
- A DMA transfer is performed for DMA channel z
- SUSACRz.SUSAC is set again on completion of the DMA transfer and the DMA channel is finally suspended.

#### Workaround

When polling SUSACRz.SUSAC in software, additionally check whether DMA channel z is active in a Move Engine x by reading bit field MExSR.CH.

# <u>DMA\_TC.025</u> Conditional Linked List: new non-CLL mode TCS load can corrupt SDCRC RAM write

When a Conditional Linked List (CLL) transaction is running and gets a CLL pattern match, this will stop the running transaction and cause a transaction control set (TCS) load.

In case the new TCS load is set up so that it is not in CLL mode, then the SDCRC value of the new TCS may get corrupted.

#### Workaround

Avoid selection of non-CLL mode in the TCS loaded after a CLL pattern match.

#### DMA\_TC.026 Linked List: Failed TCS load can trigger wrap interrupt

When a Transaction Control Set (TCS) linked list load is performed, and an error is received during the load process, this terminates the load. A DMA linked list error is indicated by the error status flag ERRSRx.DLLER.

If the DADR address left in the register matches the destination wrap boundary, this results in the issuing of a destination wrap interrupt in case the destination wrap interrupt enable is set. Hence a failed TCS load has triggered an interrupt.



Note: This only happens for destination interrupts. Logic is already in place to exclude source interrupts.

#### Workaround

An error interrupt for the DMA linked list error is triggered by the status flag ERRSRx.DLLER if enabled by EERx.ELER. Therefore the destination wrap buffer interrupt can be ignored in this case.

# <u>DMA\_TC.028</u> Transaction Request Lost (TRL) Interrupt Service Request Behaviour

The DMA channel TRL error interrupt service request is a DMA safety measure signalling a lost DMA request to the system. For each DMA channel TRL event, the DMA may trigger one or more error interrupt service requests.

The application software should include a DMA error handler to resolve all DMA errors including TRL.

#### Workaround

None.

### DMA\_TC.031 CHCSR.ICH can be incorrectly set after pattern match

If a pattern match is seen during a transaction, the transaction is halted for the current active channel. The move engine zeroes its internal move counter, and holds the transfer count status MEx\_CHCSR\_TCOUNT at the last value. However, the MEx\_CHCSR.ICH bit will still be set indicating a TCOUNT decrement.

#### Workaround

As there is a pattern match, a DMA channel pattern match interrupt service request will be generated. The pattern match interrupt routine can service the interrupt and clear the status bits including ICH.



# DMA\_TC.034 DMA Timestamp and Destination Circular Buffer

The DMA must not write a DMA timestamp at an address that overwrites DMA move data stored at a DMA destination address. If the DMA channel is configured for linear DMA destination address generation (DMA channel ADICRz.DCBE =  $0_B$ ), the DMA appends the DMA timestamp to the end of a DMA transaction (i.e. beyond the last DMA write move data).

If the DMA channel is configured for destination circular buffer (DMA channel ADICRz.DCBE =  $1_B$ ), there are three use cases:

- Use Case 1: the size of the DMA transaction equals the size of the destination circular buffer. If the DMA writes the last DMA write move data at the last address in the destination circular buffer, the DMA correctly writes the DMA timestamp beyond the destination circular buffer.
- Use Case 2: the size of the DMA transaction is less than the size of the destination circular buffer. If the DMA writes the last DMA write move data NOT at the last address in the destination circular buffer, the DMA writes the DMA timestamp inside the destination circular buffer. Erroneously, the DMA may store the DMA timestamp at an address that overwrites DMA write move data.
- Use Case 3: the size of the DMA transaction is greater than the size of the destination circular buffer. After the DMA destination address has wrapped, the DMA will overwrite DMA write move data with fresh DMA write move data.
- Note: DMA Timestamp works as specified when using only source circular buffer.

### Workaround 1

If a DMA channel is configured

- for destination circular buffering (ADICRz.DCBE =  $1_B$ ) AND
- the appendage of a DMA timestamp (ADICRz.STAMP =1<sub>B</sub>), AND
- the size of the DMA transaction (defined by CFCFGRz.TREL) equals the size of the destination circular buffer (defined by ADICRz.CBLD),

the DMA shall append the DMA timestamp beyond the destination circular buffer if



- For increment of DMA destination address (ADICRz.INCD = 1<sub>B</sub>), the initial DMA destination address is at the bottom of the destination circular buffer.
- For decrement of DMA destination address (ADICRz.INCD = 0<sub>B</sub>), the initial DMA destination address is at the top of the destination circular buffer.

#### Workaround 2

If DMA channel z is configured

- for destination circular buffering (ADICRz.DCBE =  $1_B$ ) AND
- increment of DMA destination address (ADICRz.INCD = 1<sub>B</sub>) AND
- the appendage of a DMA timestamp (ADICRz.STAMP = 1<sub>B</sub>) AND
- the size of the DMA transaction (defined by CFCFGRz.TREL) is **less than** the size of the destination circular buffer (defined by ADICRz.CBLD),

the DMA shall append the DMA timestamp to the DMA write move data if the following DMA channel parameters are configured:

- ADICRz.DMF = 001<sub>B</sub> (address offset is 2 x CHCFGRz.CHDW) AND
- CHCFGRz.CHDW =  $010_{\text{B}}$  (32-bit data width for moves, SDTW).

In all other DMA destination circular buffer use cases, the DMA channel shall be configured to disable the appendage of DMA timestamp (ADICRz.STAMP =  $0_B$ ).

# <u>DMA\_TC.035</u> Last DMA Transaction in a Linked List triggers a DMA Daisy Chain

DMA Channels can be daisy chained by setting the bit CHCFGRz.PRSEL =  $1_B$ . When a higher priority DMA channel z completes a DMA transaction then it will initiate a DMA transaction on the next lower priority DMA channel z-1 by setting the access pending bit TSRz-1.CH.

However, if the current transaction was the last one in a linked list, and PRSEL is set to daisy chain, TSRz-1.CH of the next lower channel z-1 is set just after the TCS (transaction control set) load, that is, before the last transaction of the linked list has even started. Therefore the last TCS is not executed by the Linked List.



#### Workaround

Do not use Daisy Chain with Linked Lists (i.e. if ADICRz.SHCT[3:2] =  $11_B$  then CHCFGRz.PRSEL =  $0_B$ ).

If the use case needs to trigger a further TCS in the next lower DMA channel then the trigger should be routed via the Interrupt Router.

# <u>DMA\_TC.036</u> Linked List: SADR/DADR can be overwritten when loading a non-LL TCS

If a Linked List (LL) loads in a non-LL Transaction Control Set (TCS) which has a shadow mode selected (ADICRz.SHCT =  $0001_B$  or  $0010_B$  or  $0100_B$  or  $0101_B$ ), during the write-back it can overwrite the contents of SADR/DADR in the newly loaded TCS before the DMA transaction has been run.

#### Workaround

Do not use shadow address modes with DMA Conditional Linked List.

Note: The Application Note AP32245 "DMA Linked List" will highlight that shadow address modes are not required.

# <u>DMA\_TC.037</u> Conditional Linked List: Bit TSR.CH not cleared for a CLL transaction upon pattern match

When a Conditional Linked List (CLL) pattern match is found, the transaction ends. TSR.CH should be cleared, and set later during write-back of the Transaction Control Set (TCS) if the newly loaded TCS is auto-starting (i.e. CHCSRz.SCH =  $1_B$ ).

Due to an internal problem TSR.CH is not cleared in this case.

#### Workaround

There is no workaround.

The assessment is that a DMA CLL transaction that does not get a match will transition to the next DMA transaction. The CH bit will be cleared.



# <u>DMA\_TC.038</u> Linked List: SIT interrupt when SIT bit set in newly loaded TCS

The Set Interrupt Trigger (SIT) bit is a means of generating a DMA channel interrupt service request via software. It is a debug feature that allows to trigger the Interrupt Router, without configuring the DMA channel and executing a DMA transaction.

When a new Transaction Control Set (TCS) is loaded in linked list mode, and the SIT bit in the new TCS being loaded is set in the value written to register CHCSRz, a channel interrupt trigger will be activated.

Therefore, the SIT bit should always be set to  $0_{\rm B}$  when using linked lists.

Note: The latest versions of the documentation are/will be updated to reflect this.

# DMA\_TC.039 Read Data CRC

The Read Data CRC (RDCRC) calculates an IEEE 802.3 ethernet CRC32 checksum as DMA moves read data through the DMA. The DMA implementation of the algorithm does not zero extend the read data for SDTB (8-bit) and SDTH (16-bit) accesses resulting in the calculation of a wrong checksum value

The RDCRC must only be used with STDW (32-bit), SDTD (64-bit), BTR2 (128bit) and BTR4 (256-bit) access sizes. It must be noted that SDTD, BTR2 and BTR4 are only supported for SRI-source to SRI-destination transactions.

### <u>DMA\_TC.040</u> DMA Linked Lists: Intermittent Clearing of Hardware Transaction Request Enable with mixed mode Transaction Control Sets

When a DMA channel is configured for linked list operation, if a Transaction Control Set (TCS) is configured for Continuous Mode (DMA\_CHCFGRz.CHMODE =  $1_B$ ) and the next TCS is configured for Single Mode (DMA\_CHCFGRz.CHMODE =  $0_B$ ) then DMA\_TSRz.HTRE may be intermittently cleared disabling the servicing of DMA hardware requests.



### Workaround

If a DMA channel is configured for linked list operation then all application DMA transactions must be configured for Continuous Mode (DMA\_CHCFGRz.CHMODE =  $1_B$ ). If there is a need for the application to clear the Hardware Transaction Request Enable (DMA\_TSRz.HTRE =  $0_B$ ) then two additional dummy DMA transactions should be serviced by the DMA in the linked list:

• Dummy Transaction 1:

the TCS is configured as a linked list TCS (DMA\_ADICRz.SHCT = 0xC, 0xD or 0xE) in Single Mode (DMA\_CHCFGRz.CHMODE = 0) and auto start (DMA\_CHCSRz.SCH =  $1_B$ ). The TCS should configure a single DMA move to read a word from memory in order to write DMA\_TSRz.DCH =  $1_B$  and disable subsequent DMA hardware requests.

• Dummy Transaction 2: the TCS is configured for normal shadow control mode (DMA\_ADICRz.SHCT =  $0000_B$ ) and Single Mode. A dummy DMA move is performed.

# DMA\_TC.041 DMA Circular Buffer Wrap Interrupt

If a DMA channel is configured for source circular buffer operation (ADICRz.SCBE =  $1_B$ ), the DMA shall correctly calculate the DMA source addresses. When the DMA source address wraps, the DMA is unreliable in updating the wrap source buffer status (CHCSRz.WRPS). If the wrap source buffer interrupt is enabled (ADICRz.WRPSE =  $1_B$ ), the DMA is unreliable in triggering a source wrap buffer interrupt.

If a DMA channel is configured for destination circular buffer operation (ADICRz.DCBE =  $1_B$ ), the DMA shall correctly calculate the DMA destination addresses. When the DMA destination address wraps, the DMA is unreliable in updating the wrap destination buffer status (CHCSRz.WRPD). If the wrap destination buffer interrupt is enabled (ADICRz.WRPDE =  $1_B$ ), the DMA is unreliable in triggering a destination wrap buffer interrupt.



# Workaround

The source wrap buffer interrupt shall be disabled (ADICRz.WRPSE =0<sub>B</sub>). The destination wrap buffer interrupt shall be disabled (ADICRz.WRPDE =0<sub>B</sub>). If a DMA channel is configured for circular buffer operation (ADICRz.SCBE =  $1_B$  or ADICRz.DCBE =  $1_B$ ), the DMA channel shall be configured as follows:

- The size of the DMA transaction shall equal the size of the circular buffer.
- If a source circular buffer is configured (ADICRz.SCBE = 1<sub>B</sub>), the initial DMA source address shall be the start address of the source circular buffer.
- If a destination circular buffer is configured (ADICRz.DCBE = 1<sub>B</sub>), the initial DMA destination address shall be the start address of the destination circular buffer.
- The DMA channel interrupt control shall be configured to trigger an interrupt on completion of the DMA transaction (DMA\_ADICRz.INTCT = 10<sub>B</sub> and DMA\_ADICRz.IRDV = 0000<sub>B</sub>).

If a DMA channel is configured for both source circular buffer operation (ADICRz.SCBE =  $1_B$ ) AND destination circular buffer operation (ADICRz.DCBE =  $1_B$ ), the size of the source circular buffer shall equal the size of the destination circular buffer.

# <u>DMA\_TC.042</u> DMA Interrupt from Channel reported before Completion of DMA Transaction

The Interrupt from Channel (ICH) status bit should be set on completion of a DMA transaction. If the DMA channel is configured to append a DMA Timestamp then validation have discovered that the ICH bit is set before the DMA timestamp has been written.

### Workaround 1

On receipt of a DMA channel interrupt service request software shall poll the Move Engine (ME) Status Register(s) to confirm the DMA channel is no longer active.

- 1. Check active DMA channel in ME SR.
- 2. Check Write Status in ME SR.



If these fields in both ME are no longer the DMA channel that triggered the DMA channel interrupt service request then the DMA transaction has completed.

#### Workaround 2

To avoid polling the Move Engine status, the user may use a DMA linked list to execute the following DMA transactions:

- DMA transaction 1:
  - move operation (DMA timestamp shall not be selected)
- DMA transaction 2:
  - single 32-bit DMA move to copy DMA timestamp from DMA TIME register to next 32-bit aligned destination after DMA transaction 1.

# <u>DMA\_TC.043</u> DMA Write Move Data Corruption for non 32-byte Aligned Cacheable Source Address

If the DMA channel TCS selects a 256-bit channel data width and a non 32-byte aligned source address then the beat order of the DMA write move will be different for DMA read moves to cacheable (segments 8 and 9) and non-cacheable (segments A and B) source addresses. The effect is data corruption for accesses to cacheable addresses.

#### Workarounds

- 1. Use 32-byte aligned source addresses for DMA read move to cacheable addresses (segments 8 and 9).
- 2. Use non-cacheable source addresses (segments A and B).

# <u>DMA\_TC.044</u> Clock Switch after SPB Error Reported results in Spurious SRI Error

If an SPB error is reported, and then immediately the SRI:SPB clock ratio is changed, then if the next DMA read move is to an SRI source address a spurious error may be reported.



#### Workaround

- 1. The system shall not change the SRI:SPB clock ratio while the DMA is active.
- 2. The DMA error handler should monitor the reporting of SPB and SRI errors after a clock switch.

#### DMA\_TC.045 DMA Reconfigures DMA Channels Lockup

If two or more DMA channels are used to re-configure other DMA channels (i.e. perform a DMA write move to DMA address space) the DMA may lock up if the re-configuration DMA channels are assigned to different DMA hardware resource partitions.

The effect of the DMA lock up is to lock up other SPB master interfaces which attempt a write access to DMA address space.

#### Workaround

All DMA channels used to re-configure other DMA channels shall be assigned to the same hardware resource partition in their corresponding DMA Channel Hardware Resource Registers HRRz.

#### DMA\_TC.046 Shadow Operation Read Only Mode

If a DMA channel is configured for Source Address Buffering Read Only  $(ADICR.SHCT = 0001_B)$  or Destination Address Buffering Read Only  $(ADICR.SHCT = 0010_B)$ , the DMA is unreliable when performing a shadow address update. In these modes, the SADR/DADR registers may get directly updated (instead of SHADR) in the middle of a transaction, potentially resulting in a DMA data transfer corruption.

#### Workaround

The DMA channel configuration for Read Only Modes (SHCT =  $0001_B$  or SHCT =  $0010_B$ ) must not be used.



Instead, to update the SADR/DADR in the middle of a transaction, use the corresponding Direct Write Mode for Source Address Buffering (ADICR.SHCT =  $0101_B$ ) or Destination Address Buffering (ADICR.SHCT =  $0110_B$ ), and write the new address to the SHADR register.

### DMA TC.049 Bus Error Reported During LL TCS Load

If a DMA channel is configured for Linked List (LL) operation AND a bus error is reported during the load of a new Transaction Control Set (TCS), the DMA shall set the DMA\_ERRSRx.DLLER status bit (Move Engine x DMA Linked List Error).

Erroneously, the DMA additionally sets the DMA\_ERRSRx.SER status bit (Move Engine x Source Error).

#### Workaround

None.

### DMA TC.050 Clearing CHCSR.FROZEN during Double Buffering

If a DMA channel is configured for one of the following Double Buffering operations:

- 1001<sub>B</sub> Double Source Buffering Automatic Hardware and Software Switch
- 1011<sub>B</sub> Double Destination Buffering Automatic Hardware and Software Switch

AND the active buffer fills/empties before software has cleared the DMA channel CHCSRz.FROZEN bit, the DMA shall overflow/underflow the active buffer.

Erroneously, the DMA will not trigger a Transaction Request Lost (TRL) error.

#### Workaround

Software shall clear DMA channel CHCSRz.FROZEN before the active buffer overflows/underflows.



# DMA\_TC.052 SER and DER During Linked List Operations

Software may configure a DMA channel for one of the DMA linked list operations:

- DMA linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1100_B$ ),
- Accumulated linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1101_{B}$ ),
- Safe linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1110_{\text{B}}$ ),
- Conditional linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1111_B$ ).

If the DMA is servicing a DMA request for a DMA channel configured for one of the linked list operations and the DMA indicates a Source Error (SER) (i.e. DMA\_ERRSRx.SER =  $1_B$ ) or a Destination Error (DER) (i.e. DMA\_ERRSRx.DER =  $1_B$ ), the DMA completes the current DMA transaction. If the DMA channel is configured for conditional linked list, the DMA disables pattern matching for each DMA read move reporting a SER. When the DMA completes the current DMA transaction, the DMA stops servicing the linked list operation and the DMA will not load the next transaction control set to allow debug of the current DMA transaction.

Erroneously, upon a SER or DER, the DMA does not reliably stop the linked list operation (when it should) on completion of the current DMA transaction.

If the Move Engine is configured to enable DMA error interrupt service request for SER (DMA\_EERx.ESER =1<sub>B</sub>) and for DER (DMA\_EERx.EDER = 1<sub>B</sub>), the DMA triggers a DMA error interrupt service request.

The application software should include a DMA error handler to resolve all DMA errors including SER and DER.

#### Workaround

None.



# DMA\_TC.053 TS16\_ERR Type of Error Reporting Unreliable

During debugging, the error trigger set (TS16\_ERR) may be used to identify the type of DMA error and the number of the DMA channel. After TS16\_ERR reports an error the error type bits (ME0SE, ME0DE, ME1SE and ME1DE) are not cleared. If TS16\_ERR reports a subsequent error, the type of error reporting is unreliable.

#### Workaround

After TS16\_ERR reports an error, the error type bits must be cleared.

### DMA\_TC.054 DMA Channel Halt Acknowledge Unreliable

Software may halt a DMA channel by writing to the halt request bit (TSRz.HLTREQ =  $1_B$ ). When a DMA channel enters the halt state, the DMA reports DMA channel halt acknowledge (TSRz.HLTACK =  $1_B$ ).

The reporting of DMA channel halt acknowledge is unreliable when software sets the TSRz.HLTREQ bit just as channel z is about to be scheduled to a move engine. In this case, the DMA may report a DMA channel is halted when the DMA channel is active in a move engine.

#### Workaround

If the DMA reports a DMA channel is halted, the software should check the DMA channel is not active in a move engine by monitoring the active channel in the move engine status register(s).

#### DMA\_TC.055 ICU to DMA Interface in Sleep Mode

The Interrupt Router triggers DMA hardware requests via the ICU interface. If the DMA is in sleep mode, the DMA will not acknowledge DMA hardware requests. The effect is to lock up the ICU to DMA interface.



#### Workaround

The application must disable the triggering of DMA hardware requests before placing the DMA in sleep mode.

### DMA TC.056 TSR and SUSENR Access Protection Unreliable

The DMA access protection is part of a system wide access protection scheme to restrict write accesses to DMA registers to individual on-chip bus masters.

If the application software configures DMA freedom from interference measures (i.e. when any on-chip bus master write to the DMA is prohibited by a DMA access enable setting), then on-chip bus master writes to the DMA channel TSR and SUSENR registers are unreliable and may result in the following effects:

#### 1. Safety Related Effects

 1.1. An illegal write access to a DMA channel TSR register will succeed with no indication.

The safety related effects (in point 1.1) relate to the DMA channel reset, halt and hardware request control functions in the TSR register. The most severe safety effect is that a DMA operation may be lost.

#### Workaround (for 1.1):

If the application software implements temporal monitoring of DMA transactions (e.g. using DMA timestamp) to detect lost DMA operations, the application software will detect the effect of the illegal access to DMA channel TSR register.

### 2. Non Safety Related Effects

- 2.1. An illegal write access to a DMA channel SUSENR register may succeed with no indication.
  - Impact of 2.1: The SUSENR register is a debug only register. No impact is foreseen during a normal application.
- 2.2. A legal write access to a DMA channel TSR register may fail with an indication - this means unexpected bus errors may be triggered when accessing TSR registers.



- 2.3. A legal write access to a DMA channel SUSENR register may fail with an indication - this means unexpected bus errors may be triggered when accessing SUSENR registers.
  - Impact of 2.2 & 2.3: Unexpected SPB bus errors and hence CPU traps and SPB error alarms may occur during application run.

### Workaround (for 2.2 & 2.3):

If the system implements DMA freedom from interference measures, then the Impact of 2.2 & 2.3 will occur, and cause unexpected SPB bus errors and hence CPU traps and SPB error alarms when writing to TSR and SUSENR registers.

In order to work around this problem, the application software shall implement all of the following steps:

- W1: Before an intended write access to a DMA channel TSR or SUSENR register, perform an additional preceding write access to a DMA channel Transaction Control Set (TCS) register of the same DMA channel.
  - TCS registers include the DMA channel RDCRC, SDCRC, SADR, DADR, SHADR, ADICR, CHCSR and CHCFGR registers.
- W2: Ensure that this additional preceding write access to a DMA channel TCS register has no real effect. Recommendation: Simply read and write back the RDCRCR register.
- W3: Perform the write access to the DMA channel TSR register.

Ensure that no other on-chip bus master can access any DMA register of a different resource partition between steps W2 and W3 in the workaround above.

### Example Code Snippet:

To update TSR register of DMA channel 25 with value:

- 1. Uint32 temp = DMA\_RDCRCR25.U;
- 2. DMA\_ RDCRCR25.U = temp;
- 3. DMA\_TSR25.U = value;

# DMA\_TC.058 Linked List Load Transaction Control Set (TCS) Integrity Error

If DMA channel z is configured for one of the following linked list operations:



- DMA Linked List
  - (DMA channel ADICRz.SHCT =  $1100_B$ )
- Accumulated Linked List
  - (DMA channel ADICRz.SHCT =  $1101_B$ )
- Safe Linked List
  - (DMA channel ADICRz.SHCT =  $1110_B$ )
- Conditional Linked List
  - (DMA channel ADICRz.SHCT =  $1111_B$ )

Then on completion of a DMA transaction a new TCS is loaded into DMA channel z from the on-chip bus.

The DMA ignores data integrity errors in the new TCS:

- The DMA does not trigger an alarm to the SMU.
- The DMA does not store any DMA error status.
- The DMA may execute a corrupted DMA transaction.

Detection of most corrupted DMA transactions is provided by the DMA safety mechanisms as follows:

- Use of the DMA address checksum to detect address generation faults.
- Use of the DMA timestamp<sup>1)</sup> to detect temporal faults.

# Workaround

None.

# DMA\_TC.061 DMA Double Buffering Operations

Note: This erratum DMA\_TC.061 (DMA Double Buffering Operations) substitutes the following errata text modules

- DMA\_TC.029 (DMA Double Buffering Overflow),

- DMA\_TC.047 (DMA Double Buffering Buffer Switch), and

- DMA\_TC.057 (Double Buffering Overflow Causes Other Channel Corruption)

included in previous TC2xx errata sheet releases.

<sup>1)</sup> Conditional Linked List does not support the appendage of timestamps (ADICRz.STAMP =  $0_B$ ).



Software may configure a DMA channel for one of the DMA double buffering operations:

- DMA Double Source Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT =  $1000_B$ ),
- DMA Double Source Buffering Automatic Hardware and Software Switch
   (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT =  $1010_B$ ),
- DMA Double Destination Buffering Automatic Hardware and Software
   Switch
  - (DMA channel DMA\_ADICRz.SHCT =  $1011_B$ ).

If the DMA is servicing a DMA request for a DMA channel configured for one of the double buffering operations AND the software executes a Software Buffer Switch operation (DMA\_CHCSRz.SWB =  $1_B$ ), the DMA will not perform the buffer switch reliably.

The following sections provide recommendations for the implementation of DMA double buffering operations.

# Supported DMA double buffering operations:

As a consequence, the software should configure for a limited number of DMA double buffering operations:

- DMA Double Source Buffering Automatic Hardware Switch
  - (DMA channel DMA\_ADICRz.SHCT =  $1001_B$ ),
- DMA Double Destination Buffering Automatic Hardware Switch
  - (DMA channel DMA\_ADICRz.SHCT =  $1011_B$ ).

The software must

- NOT perform a Software Buffer Switch (DMA\_CHCSRz.SWB = 0<sub>B</sub>),
- NOT set the frozen bit (DMA\_CHCSRz.FROZEN = 1<sub>B</sub>).

# DMA channel ETRL configuration:

The software must set the Enable Transaction Request Lost (ETRL) bit (DMA\_ADICRz.ETRL =  $1_B$ ) to prevent the DMA locking up during a DMA double buffering operation.



## DMA channel monitoring:

The software should configure the DMA to trigger a DMA channel interrupt service request when the DMA empties (source buffering) or fills (destination buffering) a buffer on the completion of a DMA transaction. The software must service the DMA channel interrupt service requests. As soon as the software has analysed a buffer, the software must clear the frozen bit (DMA\_CHCSRz.FROZEN =  $0_B$ ) and re-initialise the buffer address pointer.

#### DMA channel underflow or overflow:

If the software fails to analyse a frozen buffer before the next DMA channel interrupt service request, the DMA channel will underflow (source buffering) or overflow (destination buffering) on receiving the next DMA request. Erroneously, the DMA will not trigger a DMA error interrupt service request.

As soon as the CPU receives a DMA channel interrupt service request, the software must check for an underflow or overflow by monitoring the DMA transaction count. If the software reads a zero transaction count (DMA\_CHCSRz.TCOUNT =  $0_D$ ), the DMA channel is in an underflow or overflow state.

#### DMA channel interference:

Erroneously a DMA channel underflow or overflow may cause the setting of the TRL flag and the clearing of a DMA request in one or more other DMA channels (note: dependent on the scheduling of DMA channels around this DMA request). The DMA channel interference is independent of resource partition assignment.

#### DMA channel reset:

If the software detects a DMA channel underflow or overflow, the software must apply a DMA channel reset to all used DMA channels. On completion of the DMA channel reset, the software must re-configure all used DMA channels.

Alternatively, the software may apply an application reset.

#### Workaround

None.



#### DMA\_TC.062 Termination of DMA Transaction for Pattern Match

If a DMA channel is configured for pattern detection and the DMA detects a pattern match, the DMA should terminate the DMA transaction. The DMA should provide the software with the capability to use the DMA channel status to identify the transfer number of the DMA move data.

Erroneously, the DMA may decrement 1 from the TCOUNT value making identification of the DMA move data unreliable.

#### Workaround

None.

#### DMA\_TC.063 DMA Timestamp Destination Address

If software configures a DMA channel

- for increment of DMA destination address (DMA\_ADICRz.INCD = 1<sub>B</sub>) AND
- to append a DMA timestamp (DMA\_ADICRz.STAMP =  $1_B$ );

and the intended write address of the DMA timestamp is in a different 32 Kbyte page to the last DMA destination address to write DMA move data, the DMA erroneously calculates the DMA timestamp write address. The DMA writes the DMA timestamp to an incorrect address inside the same 32 Kbyte page as the last DMA destination address.

#### Workaround

The last DMA destination address and the write address of the DMA timestamp shall exist in the same 32 Kbyte page (i.e. and shall not cross the 32 Kbyte page boundary).

### DMA\_TC.064 DMA Daisy Chain Request

If software configures a DMA channel for one of the following DMA operations:

- DMA Pattern Detection
  - (DMA channel DMA\_CHCFGRz.PATSEL[1:0]  $!= 00_B$ ),





- DMA Double Source Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT =  $1000_B$ ),
- DMA Double Source Buffering Automatic Hardware and Software Switch

   (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only

   (DMA channel DMA\_ADICRz.SHCT = 1010<sub>B</sub>),
- DMA Double Destination Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT =  $1011_B$ ),
- DMA linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1100_B$ ),
- Accumulated linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1101_B$ ),
- Safe linked list
  - (DMA channel DMA\_ADICRz.SHCT =  $1110_B$ ),
- Conditional linked list
  - (DMA channel ADICRz.SHCT =  $1111_B$ ),

the software must not select daisy chain (DMA channel CHCFGRz.PRSEL =  $0_B$ ).

### DMA\_TC.065 DMA Move Concurrent Bus Accesses

The highest number DMA channel always wins arbitration to shared DMA resources (Move Engine and DMA on-chip bus master interfaces). The configuration of the DMA priority (DMA\_CHCFGRx.DMAPRIO) has no effect on internal DMA arbitration.

The DMA priority is used by the System Peripheral Bus (SPB) controller to arbitrate between requests from all the SPB master interfaces.

#### Workaround

None.



**Errata Sheet** 

**Functional Deviations** 

# DMA\_TC.066 DMA Double Buffering Operations - Update Address Pointer

Software may configure a DMA channel for one of the DMA double buffering operations:

- DMA Double Source Buffering Software Switch Only
   (DMA channel DMA ADICRz.SHCT = 1000<sub>B</sub>),
- DMA Double Source Buffering Automatic Hardware and Software Switch
   (DMA channel DMA ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT =  $1010_{B}$ ),
- DMA Double Destination Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT =  $1011_B$ ).

If the software updates a buffer address pointer by BYTE or HALF-WORD writes, the resulting value of the address pointer is corrupted.

# Workaround

If the software updates a buffer address pointer, the software should only use a 32-bit WORD access.

# DTS\_TC.001 Temperature Sensor Formula

The formula documented in older Data Sheet versions may result in an increased temperature error when calculating the junction temperature Tj of the device from a DTS temperature measurement.

To properly calculate the temperature measured by the DTS in [°C] from the RESULT bit field of register SCU\_DTSSTAT, it is recommended to use the following formulas depending on the contents of bit field SCU\_DTSCON[30:29]:

- While bit field SCU\_DTSCON[30:29] =  $00_B$ : Tj = (RESULT  $607_D$ ) / 2.13
- While bit field SCU\_DTSCON[30:29] =  $01_B$ : Tj = (RESULT  $646_D$ ) / 2.11

Bit field SCU\_DTSCON[30:29] can only deliver one of the two values  $(00_B, 01_B)$  listed above (constant for a given device).

Make sure the application software does not modify the values installed during device start-up in register SCU\_DTSCON.



Note: The description in the Data Sheet will be updated appropriately.

## FLASH\_TC.052 Use of Write Page Once command

When applying a Write Page Once (WPO) command to a pre-programmed or incompletely erased PFlash location, the WPO command will fail as expected, with both EVER (Erase Verify Error) and PVER (Program Verify Error) error flags being raised.

For an EVER failure in the WPO command, the read bias conditions on the NVM cells for the subsequent read operations will be incorrect. The incorrect bias conditions at the NVM cell terminals may lead to single-bit or multi-bit errors in the PFlash. Only zeroes (erased cells) will be affected by this phenomenon.

The physical content of the flash cells is not damaged by the incorrect read bias conditions, or by the WPO command failure.

Note: As per the safety manual's Architecture for Management of Faults [SM\_AURIX\_PMU\_3], it is assumed that the WPO command is not used during application run time.

### Workaround

The incorrect NVM read bias conditions can be fully recovered by performing one of the following actions immediately after the WPO failure:

- Request Flash module sleep mode and wake-up immediately after the WPO failure:
  - Request Sleep mode by setting bit FCON.SLEEP = 1<sub>B</sub>
  - Poll the Flash Sleep Mode status bit FSR.SLM to make sure that the Flash is in sleep mode,
  - Initiate wake-up by clearing FCON.SLEEP =  $0_{B}$ ,
  - Poll status bit FSR.SLM to make sure that the flash is in normal state again.

Note: For more details about AURIX<sup>™</sup> power-down modes, please refer to Application Note "AURIX<sup>™</sup> standby power mode" (AP32332).

• Perform System Reset immediately after the WPO failure.



**Errata Sheet** 

#### **Functional Deviations**

# <u>GTM\_AI.132</u> GTM\_TOP level: AEI write to BRIDGE\_MODE register can result in blocking of AEI configuration interface

If the GTM bus bridge operates in MSK\_WR\_RESP=1 mode, a requested change of the GTM\_IP bridge mode (Bit BRG\_MODE) can result in blocking of the bus interface.

#### Scope

All AEI protocols.

#### Effects

GTM Bus interface does not issue aei\_ready/aei\_response\_ready which could lead to bus timeout of the serving bus master.

#### Workaround

Ensure that the write command to the BRIDGE\_MODE register bit BRG\_MODE which switches the mode of the bridge (ASYNC/SYNC) is assigned only when in addition the bit BRG\_RST is set to '1'.

# <u>GTM\_AI.141</u> TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi\_SEL,GPRi\_SEL= 100 in TIM channel mode TIEM, TP-WM, TIPM, TPIM, TGPS

In case of a TIM channel capture event issued by a rising edge at TIM[i]\_CH[x]\_FOUT the capturing of the TIM[i]\_CH[x]\_ECNT register to the TIM[i]\_CH[x]\_GPRi register is incorrect. The captured value will be ECNT\_REG+2; bit 0 (signal level) will be 0. The correct operation would be to capture ECNT\_REG+1; bit 1 (signal level) would be 1.

#### Scope

TIM.

Note: The described effects related to the ARU do not apply to devices where no ARU is implemented.



# Effects

a) Inconsistency of ARU signal level bit and bit[0] of ARU word which shows the captured ECNT.

b) Reading of TIM[i]\_CH[x]\_GPRi shows inconsistency when comparing bits [31:24] to [7:0].At the point in time of capture event the bits [31:24] contain the correct value and are subject to be changed with new incoming edge.

### Workaround

a) When using captured data via ARU routing the correct data can be reconstructed by:

IF ARU\_SIGNAL\_LEVEL ==1 AND ARU\_DATA[0] == 0 THEN ARU\_DATA = ARU\_DATA -1;

b) When reading TIM[i]\_CH[x]\_GPRi by configuration interface the data can be corrected as long as there is no GPR overflow and no new edge by:

IF  $TIM[i]_CH[x]_GPRi[24] == 1$  AND  $TIM[i]_CH[x]_GPRi[0] == 0$  THEN  $TIM[i]_CH[x]_GPRi[23:0] = TIM[i]_CH[x]_GPRi[23:0] -1$ 

# <u>GTM\_AI.142</u> TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi\_SEL,GPRi\_SEL= 100 in TIM channel mode TBCM

In case of a TIM channel capture event issued by an input pattern match to condition TIM[i]\_CH[x]\_CNTS the capturing of the TIM[i]\_CH[x]\_ECNT register to the TIM[i]\_CH[x]\_GPRi register can be incorrect. Starting at t=0 with counter value ECNT\_REG(t=0), the captured values of two consecutive edges can be ECNT\_REG(t=0)+2 followed by ECNT\_REG(t=0)+2 instead of ECNT\_REG(t=0)+1 followed by ECNT\_REG(t=0)+2.

### Scope

TIM.

Note: The described effects related to the ARU do not apply to devices where no ARU is implemented.



# Effects

a) In 2 following ARU transfers the ARU word which shows the captured ECNT do not increment by 1.

b) Reading of TIM[i]\_CH[x]\_GPRi shows inconsistency between [31:24] and [7:0]

### Workaround

a) Ignore captured data via ARU and build with MCS independent counter which increments on each ARU transfer.

b) When reading TIM[i]\_CH[x]\_GPRi by configuration interface use only TIM[i]\_CH[x]\_GPRi[31:24] as EDGE counter; don't use TIM[i]\_CH[x]\_GPRi[23:0].

# <u>GTM\_AI.143</u> GTM\_TOP level: AEI pipelined write to GTM\_BRIDGE\_MODE register directly after setting aei\_reset='0' can result in blocking of AEI configuration interface

If the GTM bus bridge is reset with aei\_reset= '0' and the next AEI transfer is a write command to GTM\_BRIDGE\_MODE register the AEI configuration interface can be blocked.

### Scope

AEI pipelined protocol.

### Effects

GTM Bus interface does not issue aei\_ready which could lead to bus timeout of the serving bus master.

#### Workaround

Ensure that after setting aei\_reset to inactive state the next command must be a read to any other register except GTM\_BRIDGE\_MODE. Issue desired write to GTM\_BRIDGE\_MODE register afterwards.



# <u>GTM\_AI.144</u> TIM: TIM interrupts as trigger source from TIM to TOM/ATOM not functional

According to specification one could select with the configuration bits  $EXT\_CAP\_SRCx(2:0)$  of register  $TIM[i]\_CH[x]\_ECTRL$  one of six TIM channel x+1 interrupts as a source for signal  $TIM\_EXT\_CAPTURE(x)$ .

The signal is used internally in TIM channel x and forwarded to a corresponding ATOM/TOM channel.

For the signal path TIM\_EXT\_CAPTURE(x) which is forwarded to ATOM/TOM the selection is incorrect for the values of EXT\_CAP\_SRCx(2:0) = 000, 010, 100, 101, 110, 111.

Only the selection of TIM\_IN(x-1), TIM\_IN(x) or AUX\_IN(x) is possible with the values  $EXT_CAP\_SRCx(2:0) = 001$  or 011.

For the signal path TIM\_EXT\_CAPTURE(x) which is used inside TIM channel x, the selection works as specified.

### Scope

TIM.

#### Effects

The selection of an interrupt of TIM channel x+1 by EXT\_CAP\_SRCx(2:0) = 000, 010, 100, 101, 110, 111 to trigger corresponding TOM/ATOM channel leads to erroneous trigger behavior.

As a result the TOM/ATOM does not react on the intended interrupt.

### Workaround

None.

Do not use the configuration EXT\_CAP\_SRCx(2:0) = 000, 010, 100, 101, 110, 111.



**Errata Sheet** 

**Functional Deviations** 

# <u>GTM\_AI.153</u> TIM: Incorrect data captured to CNTS register when TIM channel operates in mode TPWM or TPIM and CNTS\_SEL = 1 and selected CMU\_CLK $\neq$ sys\_clk

In case of CNTS\_SEL = 1 and TIM\_MODE = TPWM or TPIM in the CNTS\_REG register the value of TBU\_TS0 shall be captured. This does not happen when the selected CMU\_CLK  $\neq$  sys\_clk.

#### Scope

TIM.

#### Effects

Unexpected values in CNTS\_REG.

#### Workaround

Setup the TIM channel to operate on a CMU\_CLK (Divider =1) which is identical to sys\_clk. Please notice that the measurement with TIM\_CNT has resolution of sys\_clk.

#### GTM AI.154 TOM: Incorrect duty cycle in PCM mode (bit reversed mode)

The generated duty cycle on the TOM output in PCM mode is always one smaller than the configured value in the CM1 register. So if the value 1 is configured, a duty cycle of 0% will be generated. Configuring the max value (0xFFFF) in the CM1 register results in a duty cycle of max-1. Expected is 100% duty cycle in this case. A zero in CM1 register results in 100% duty cycle.

#### Scope

TOM.

#### Effects

Unexpected duty cycle in PCM mode.



#### Workaround

Configure always the value for the expected duty cycle in the CM1 register with expected duty cycle + 1.

To get 0% duty cycle, value 1 has to be configured. To get 100% duty cycle, 0 has to be configured to CM1 register while CM0 is always configured with max. value of 0xFFFF. Configuring CM0=0x1000 and CM1=0xFFFF will also get a duty cycle of 100%.

# <u>GTM\_AI.157</u> CMU: Incorrect AEI status by writing 1 to bit 24 of register CMU\_CLK\_6/7\_CTRL

If according to GTM device configuration no DPLL is available, bit 24 of register CMU\_CLK\_6\_CTRL and CMU\_CLK\_7\_CTRL is reserved.

Erroneously, writing a '1' to bit 24 is possible and leads to AEI status 0.

#### Scope

CMU: GTM device configurations without DPLL.

#### Effects

No functional influence to specified GTM.

After writing a '1' to bit 24 of register CMU\_CLK\_6\_CTRL or CMU\_CLK\_7\_CTRL, a '1' is read back from this register bit.

Writing a '1' to bit 24 of register CMU\_CLK\_6\_CTRL or CMU\_CLK\_7\_CTRL leads to AEI status 0.

#### Workaround

Do not write '1' to bit 24 of register CMU\_CLK\_6/7\_CTRL.

### <u>GTM\_AI.163</u> TIM: timeout signaled when TDU unit is reenabled

In the following situation an undesired timeout event is signaled:



After stopping the TDU the TO\_CNT bitfield will have an arbitrary value TO\_CNT0 <= TOV0 bitfield. Assume TOV will be reconfigured to value TOV1 with TOV1 <= TO\_CNT0. If the TDU will be enabled again by writing to TOCTRL a value !=0 and at the same time the TCS selected CMU\_CLK has an active edge an unintended timeout is signaled. This results due to the fact that for one clock cycle TO\_CNT0 >= TOV1.

#### Scope

TIM.

# Effects

Unexpected timeout event when TIM TDU is enabled.

### Workaround

If TDU unit has to be reenabled with a TOV value TOV1 which is less than the previous one in use TOV0 (2 alternatives are available):

a) Wait with disabling TDU until condition TOV1 > TO\_CNT is fulfilled. Configure TOV with TOV1 reenable TDU Unit.

b) Disable TDU; if TOV1 <= TO\_CNT write TOV with  $FF_{H}$ ; enable TDU unit; reconfigure TOV to desired value TOV1.

# <u>GTM\_AI.164</u> TIM: capturing of data into TIM[i]\_CH[x]\_CNTS with setting CNTS\_SEL=1 not functional in TPWM and TPIM mode

If CNTS\_SEL=1 is selected and a new input edge is signaled by the TIM Filter unit while the selected CMU\_CLK has no rising edge the register TIM[i]\_CH[x]\_CNTS will capture data TIM[i]\_CH[x]\_CNT instead of TBU\_TS0.

### Scope

TIM.

# Effects

Captured data in TIM[i]\_CH[x]\_CNTS is not as expected.



#### Workaround

a) Select with CLK\_SEL a CMU\_CLK which is identical to sys\_clk (clock divider=1 applied in CMU channel and for global fractional divider).

b) Use TIEM mode to capture TBU\_TS0 for rising and falling input edges.

c) PWM mode: Use CNTS\_SEL=0 with CMU\_CLK source selected as in use for TBU\_TS0 counting. Capture with EGPR0\_SEL=0, GPR0\_SEL=0 in GPR0\_REG TBU\_TS0 and with EGPR1\_SEL=0, GPR1\_SEL= 3 in GPR1\_REG CNT. Calculate the desired timestamp with GPR0\_REG - GPR1\_REG + CNTS\_REG.

# <u>GTM\_AI.181</u> TIM: Incorrect signal level bit ECNT[0] in mode TIEM, TPWM, TIPM, TPIM, TGPS

In case of re-enabling a previously disabled TIM channel the bit ECNT[0] might not reflect the actual signal level of the corresponding input TIM[i]\_CH[x]\_FOUT until the next input edge occurs. This situation can only occur if between disabling and re-enabling the ECNT register is not read.

#### Scope

TIM.

### Effects

Inconsistency of input signal level with ECNT bit[0].

#### Workaround

- After disabling the TIM channel, ensure that the ECNT register is read at least once and afterwards the TIM channel can be re-enabled.
- Before re-enabling a TIM channel, issue a TIM channel reset and reconfigure the TIM channel control registers.



**Errata Sheet** 

**Functional Deviations** 

# <u>GTM\_AI.202</u> (A)TOM: no CCU1 interrupt in case of CM1=0 or 1 and RST\_CCU0=1

In case of channel x has configuration of RST\_CCU0=1 (i.e. CN0 is reset by trigger input) and CN0 counts from 0 to MAX:

- if CM1=0, CM0>0 -> no CCU1 interrupt is generated
- if CM1=1, CM0=MAX+1 -> only one time a CCU1 interrupt is generated

#### Scope

TOM / ATOM SOMP mode.

#### Effects

For the described configuration no CCU1 interrupt is generated.

### Workaround

Use for triggering channel y (i.e. the channel that triggers on channel x the reset of counter CN0) the configuration of CM0=MAX, CM1=1.

In case of duty cycle configuration of CM1=0 and CM0>0 on channel x use instead of CCU1 interrupt on channel x the CCU0 interrupt of triggering channel y.

In case of duty cycle configuration of CM1=1 and CM0=MAX+1 on channel x use instead of CCU1 interrupt on channel x the CCU1 interrupt of triggering channel y.

### GTM AI.205 TIM: unexpected CNTS register update in TPWM OSM mode

If OSM=1 and TIM\_MODE="000" (TPWM) an active edge defined by DSL will stop the measurement. In case of an inactive edge following after 1 GTM system clock cycle the active edge the CNTS register will be reset unexpected.

### Scope

TIM.



# Effects

Unexpected CNTS register content.

#### Workaround

a) Use CMU clock in TIM channel with frequency lesser than system clock.

b) Enable filter and configure filter parameter in a way that two consecutive edges will never occur with distance of GTM system clock.

# <u>GTM\_AI.209</u> TOM/ATOM: no update of CM0/CM1/CLK\_SRC via trigger signal from preceding instance if selected CMU\_CLKx is not SYS\_CLK

The trigger signal between (A)TOM instances (e.g. signal TOM\_TRIG\_[i]) is registered between each TOM and between each 2nd ATOM and with this delayed by one SYS\_CLK period to break long combinational path.

For each register in the trigger path between (A)TOM instance i and the succeeding (A)TOM instance i+1, this trigger from instance i does not trigger the update of register CM0, CM1 and CLK\_SRC with content of SR0, SR1 and CLK\_SRC\_SR if the triggered channel of instance i+1 is not running with a selected CMU\_CLKx = SYS\_CLK.

### Scope

TOM/ATOM.

### Effects

In the described configuration no update of CM0, CM1 and CLK\_SRC is done although the update is enabled by register TOM[i]\_TGC[y]\_GLB\_CTRL / ATOM[i]\_AGC\_GLB\_CTRL.

#### Workaround

For each register in trigger path between (A)TOM instance i and (A)TOM instance i+1, the channel of instance i+1 that should be triggered has to use a clock of period identical to SYS\_CLK period.



A second workaround could be to set up on instance i+1 a redundant channel to trigger other channel of instance i+1 like it was set up on instance i to trigger other channel. Then, start both instances synchronously by using the TBU time base comparator of AGC/TGCx unit (i.e. the ATOM[i]\_AGC\_ATC\_TB / TOM[i]\_TGC[y]\_ACT\_TB register).

# <u>GTM\_AI.260</u> TOM/ATOM: Async. update in SOMP mode with CM1=0 and selected CMU clock unequal sys\_clk not functional

Note: In TC23x/TC22x/TC21x devices, this problem relates to the following scenario in TOM: Async. update with CM1=0 and selected CMU\_FXCLK unequal to sys\_clk not functional.

An asynchronous update of the duty cycle by writing value 0 to CM1 register while a CMU clock unequal sys\_clk is selected is not working. It is expected that the output signal level is set immediately to inactive level but it will remain at actual level.

### Scope

TOM/ATOM.

### Effects

The output signal level is not set to inactive level. It will remain at actual level.

#### Workaround

Writing value 1 instead of 0 to CM1 register will set the output to inactive level in the actual generated PWM period.

If the duty cycle duration should be zero also for the following period, the user has to take care, that the CM1 register is loaded with a 0 at the beginning of the next PWM period.

Otherwise, if the content of register CM1 remains at 1, a peak of one clock cycle with the selected CMU clock will be observed, with the next PWM period.


# <u>GTM\_AI.270</u> (A)TOM: output signal is postponed one period for the values CM0=1 and CM1>CM0 if CN0 is reset by the trigger of a preceding channel (RST\_CCU0=1)

If counter CN0 is reset by the trigger of a preceding channel (bit RST\_CCU0 of register TOM[i]\_CH[x]\_CTRL/ATOM[i]\_CH[x]\_CTRL is set), then the value of CM0 defines the signal edge to SL (signal level), whereas CM1 defines the edge to !SL (inverted signal level).

If - in this case - the value 1 is configured for the output edge to SL (CM0=1) and CM1 is configured to greater than CM0 (CM1>CM0) the expected output edge will be postponed by one period.

### Scope

TOM, ATOM SOMP mode

### Effects

The expected output edge will be postponed by one period.

#### Workaround

Instead of configuring CM0=1 it is also possible to configure CM1=1 and to invert SL to get the expected edge at counter value 1 (CN0=1).

# <u>GTM\_AI.298</u> TOM/ATOM: wrong output behaviour in SOMP oneshot mode when oneshot pulse is triggered by TIM\_EXT\_CAPTURE(x)

If TOM/ATOM is configured in SOMP oneshot mode (OSM = 1) and the oneshot trigger is configured to  $TIM\_EXT\_CAPTURE(x)$  (OSM\_TRIG = 1, EXT\_TRIG = 1) the output behaviour is not as expected depending on the selected CMU clock.

1. If the selected CMU clock is configured to sys\_clk (ATOM:

CMU\_CLK\_[z]\_CTRL = 0, TOM: CMU\_FXCLK0 used) no initial oneshot period (CN0 is set to zero and then counts until CN0 >= CM0) is executed and the output is set to SL immediately and not as expected after the first initial period.



 If the selected CMU clock is configured to CMU\_CLK\_[z]\_CTRL > 0 (ATOM)/CMU\_FXCLK[1..n] (TOM) then an initial period is executed but the output is set immediately to SL and not as expected when the second oneshot period starts.

# Scope

TOM/ATOM SOMP oneshot mode

# Effects

The TOM/ATOM output is set immediately to SL and not as expected with a delay of the first initial oneshot period.

### Workaround

For GTM generation v2 no workaround is available.

If it is possible configure the selected CMU clock to sys\_clk period. Then the generated oneshot pulse length is correct but without executing of the initial period.

# <u>GTM\_AI.299</u> TOM/ATOM: wrong output behaviour in SOMP oneshot mode when oneshot pulse is triggered by trig\_[x-1]

If TOM/ATOM is configured in SOMP oneshot mode (OSM = 1) and the oneshot trigger is configured to trigger signal from trigger chain trig\_[x-1] (OSM\_TRIG = 1, EXT\_TRIG = 0) the output signal is set immediately to SL and not as expected after a delay of the first initial oneshot period (CN0 counts from 0 until it reaches the value of CM0). The first initial oneshot period isn't executed.

# Scope

TOM/ATOM SOMP oneshot mode

# Effects

The TOM/ATOM output is set immediately to SL and not as expected with a delay of the first initial oneshot period.



# Workaround

For GTM generation v2 no workaround is available.

If it is possible work without the initial period for GTM generation v2 because the generated pulse length is correct.

# <u>GTM\_AI.336</u> GTM Bus Bridge: Incorrect AEI access execution in case the previous AEI access was aborted with the access timeout abort function

In case the GTM internal AEI access timeout abort function is in use (GTM\_CTRL.TO\_VAL != 0 and GTM\_CTRL.TO\_MODE=1), a following AEI access can be corrupted:

a) A write access might not be executed (register/ memory not written to the specified value)

b) A read access can return random data (read value does not reflect the content of the addressed register / memory).

Hint: As a timeout based abort of a GTM register access is assumed to be an error scenario, the internal state of the GTM might be exposed. To ensure the proper behavior after such a severe incident, the GTM IP should be re-initialized as part of a recovery action on system level.

# Scope

CPU interface accesses

# Effects

Read access returns random data.

Write access does not change the content of the target address.

# Workaround

Do not use the AEI access abort mode, use the observe mode instead (Set GTM\_CTRL.TO\_MODE=0).

Enable additionally the timeout observe IRQ by setting GTM\_IRQ\_EN.AEI\_TO\_XPT\_IRQ=1 to invoke higher level recovery mechanisms for GTM re-initialization.



(e.g. abort the pending access to the GTM and re-initialize the GTM\_IP from hardware reset).

# <u>GTM\_AI.340</u> TOM/ATOM: Generation of TRIG\_CCU0/TRIG\_CCU1 trigger signals skipped in initial phase of A/TOM SOMP one-shot mode

# Configuration in use:

- A/TOM[i]\_CH[x]\_CTRL.OSM=1
- A/TOM[i]\_CH[x]\_CTRL.OSM\_TRIG=0
- A/TOM[i]\_CH[x]\_CTRL.UDMODE=00
- ATOM[i]\_CH[x]\_CTRL.MODE=10

# Expected behavior:

The generation of one-shot pulses in A/TOM can be initiated by a write to CN0. In this case the pulse generation comprises of an initial phase where the signal level at A/TOM output is inactive followed by a pulse. The duration of the initial phase can be controlled by the written value of CN0, where the duration is defined by CM0-CN0. After the counter CN0 reaches the value of CM0-1, the pulse starts with its active edge, CN0 is reset, and starts counting again. When CN0 reaches CM1-1, the inactive edge of the pulse occurs. Due to the fact, that the capture compare units CCU0 and CCU1 compare also in the initial phase of the pulse generation, the trigger conditions for these comparators apply also in this initial phase. Thus, the TRIG\_CCU0 and TRIG\_CCU1 signals also occur in the initial phase of the one-shot pulse. When these trigger signals are enabled in the A/TOM[i]\_CH[x]\_IRQ\_EN, an interrupt signal is generated by A/TOM on the CCU0TC and CCU1TC trigger conditions and the corresponding A/TOM[i]\_CH[x]\_IRQ\_NOTIFY bits are set.

# Observed behavior:

For certain start values of CN0 and dependent on the history of pulse generation, the trigger signals TRIG\_CCU0 and TRIG\_CCU1 are skipped. As a consequence, this can led to missing interrupts CCU0TC and CCU1TC on behalf of their missing trigger signals TRIG\_CCU0 and TRIG\_CCU1.



For the first pulse generation after enabling the channel, all trigger signals TRIG\_CCU0 and TRIG\_CCU1 appear as expected and described in the section expected behavior. If the channel stays enabled and a new value CN0 is written to trigger a subsequent one-shot pulse, the TRIG\_CCU0/TRIG\_CCU1 triggers in the initial phases of subsequent one-shot pulses are skipped under the following conditions:

- For TRIG\_CCU0 trigger: if the one-shot pulse is started by writing a value to CN0 greater or equal to CM0-1.
- For TRIG\_CCU1 trigger: if the one-shot pulse is started by writing a value to CN0 greater or equal to CM1-1.

# Scope

TOM/ATOM

# Effects

Missing TRIG\_CCU0 and TRIG\_CCU1 trigger signals in initial phase of subsequent pulses in A/TOM one-shot mode, when one shot-mode is started with writing to CN0 values greater equal CM0-1 or CM1-1.

# Workaround 1

Disabling, resetting (channel reset), re-enabling and initializing of the channel between each one-shot pulse will ensure the correct behavior of CCU0TC and CCU1TC interrupt source.

# Workaround 2

Starting a new one-shot pulse by writing twice the counter CN0 whereas the first value, which is written to CN0 should be zero followed by the value which defines the length of the initial phase.

Be aware that in this case, the total length of the initial phase until the pulse is started, is influenced by the time between the two write accesses to CN0.



# <u>GTM\_AI.341</u> TOM/ATOM: False generation of TRIG\_CCU1 trigger signal in SOMP one-shot mode with OSM\_TRIG=1 when CM1 is set to value 1

# Configuration in use:

- A/TOM[i]\_CH[x]\_CTRL.OSM=1
- A/TOM[i]\_CH[x]\_CTRL.OSM\_TRIG=1
- A/TOM[i]\_CH[x]\_CTRL.UDMODE=00
- ATOM[i]\_CH[x]\_CTRL.MODE=10

# Expected behavior:

The generation of one-shot pulses in A/TOM can be initiated by the trigger event TRIG\_[x-1] from trigger chain or by TIM\_EXT\_CAPTURE(x) trigger event from TIM, whereas the counter CN0 is reset to zero and starts counting. In this case the pulse generation comprises of an initial phase where the signal level at A/TOM output is inactive followed by a pulse. The duration of the initial phase is always as long until the counter CN0 reaches CM0-1.

After the counter CN0 reaches the value of CM0-1, the pulse starts with its active edge, CN0 is reset, and starts counting again. When CN0 reaches CM1-1, the inactive edge of the pulse occurs. Due to the fact, that the capture compare units CCU0 and CCU1 compare also in the initial phase of the pulse generation, the trigger conditions for these comparators apply also in this initial phase. Thus, the TRIG\_CCU0 and TRIG\_CCU1 signals also occur in the initial phase of the one-shot pulse. When these trigger signals are enabled in the A/TOM[i]\_CH[x]\_IRQ\_EN, an interrupt signal is generated by A/TOM on the CCU0TC and CCU1TC trigger conditions and the corresponding A/TOM[i]\_CH[x]\_IRQ\_NOTIFY bits are set.

# Observed behavior:

If the compare register CM1 is set to 1 and a new one-shot pulse is triggered, two effects can be observed:

- The first observed behavior is that the capture compare unit doesn't generate the TRIG\_CCU1 trigger signal in the initial phase of the one-shot cycle.
- The second observed behavior is that at the end of the operation phase of the one-shot cycle, where CN0 reaches CM0-1 a second time, the capture



compare unit generates a TRIG\_CCU1 trigger signal which is not expected at this point in time.

# Scope

TOM/ATOM

# Effects

Missing TRIG\_CCU1 trigger signal in initial phase of the one-shot cycle and unexpected TRIG\_CCU1 trigger signal at the end of the operation phase of the one-shot cycle.

# Workaround

Instead of using value 1 for CM1 it could be possible to generate the same pulse length by using a higher CMU\_FXCLK/CMU\_CLK frequency. Then, to get the same pulse length, the value of CM1 has to be multiplied by the difference of the two CMU\_FXCLK/CMU\_CLK frequencies.

Be aware that this workaround is only possible, if you are not already using the CMU\_FXCLK(0) because there is no higher CMU\_FXCLK frequency to select.

**Example for TOM**: Instead of using CMU\_FXCLK(1), which has the divider value 2\*\*4, use CMU\_FXCLK(0), which has the divider value 2\*\*0. In this case, CM1 has to be configured with value 2\*\*4 minus 2\*\*0 which is equal to 2\*\*4=16.

**Hint**: To get the same length of period, which defines the length of the initial phase, the value for the period in CM0 has to be multiplied by the same value.

A second limitation is that the maximum length of the period, which is configured in CM0, is limited. Using a higher CMU\_FXCLK/CMU\_CLK frequency reduces the maximum possible period.

# <u>GTM\_AI.347</u> TOM/ATOM: Reset of (A)TOM[i]\_CH[x]\_CN0 with TIM\_EXT\_CAPTURE are not correctly synchronized to selected CMU\_CLK/CMU\_FXCLK

To reset the counter (A)TOM[i]\_CH[x]\_CN0 (SOMP mode in ATOM), the input signal TIM\_EXT\_CAPTURE can be used by configuration of



# (A)TOM[i]\_CH[x]\_CTRL.EXT\_TRIG=1 and (A)TOM[i]\_CH[x]\_CTRL.RST\_CCU0=1.

The reset of the counter (A)TOM[i]\_CH[x]\_CN0 should happen synchronously to the internal selected CMU clock CMU\_CLK/CMU\_FXCLK. Therefore a synchronisation stage is implemented to synchronize the input signal TIM\_EXT\_CAPTURE to the internal selected CMU clock CMU\_CLK/CMU\_FXCLK.

It can be observed, that the reset of the counter is done immediately with the occurrence of the input signal TIM\_EXT\_CAPTURE and not as expected synchronously to the selected CMU clock enable CMU\_CLK/CMU\_FXCLK.

As a consequence of this, the output signal for the compare values 0 and 1 of (A)TOM[i]\_CH[x]\_CM1.CM1 and (A)TOM[i]\_CH[x]\_CM0.CM0 will not be set correctly.

# Scope

ATOM, TOM

# Effects

The output signal (A)TOM[i]\_CH[x]\_OUT is not set correctly for the compare values 0 and 1 of the operation register bitfields (A)TOM[i]\_CH[x]\_CM1.CM1 and (A)TOM[i]\_CH[x]\_CM0.CM0.

# Workaround 1

Select a CMU clock enable signal CMU\_CLK/CMU\_FXCLK by appropriate setting of (A)TOM[i]\_CH[x]\_CTRL.CLK\_SRC which is setup inside the CMU module in that way, that each system clock is enabled. In other words this means that the selected clock enable signal CMU\_CLK/CMU\_FXCLK should be always active high.

Note: No frequency divider should be used for CMU\_CLKz (only CMU\_CLK\_z\_CTRL.B.CNT = 0) and CMU\_FXCLKx (only CMU\_FXCLK0).



### Workaround 2

Avoid the compare values 0 and 1 for the operation register bitfields (A)TOM[i]\_CH[x]\_CM1.CM1 and (A)TOM[i]\_CH[x]\_CM0.CM0.

# GTM TC.011 TIM 0 Mapping for QFP-80 - CHSEL7

In table "TIM 0 Mapping for QFP-80" in section "Port to GTM Control Registers" of the GTM chapter in the User's Manual, the mappings for bit field TIM0INSEL.CHSEL7 =  $0010_{\rm B}$ ... $0110_{\rm B}$  are incorrect.

#### Correction

The corrected mappings for CHSEL7 are listed in the following **Table 7** (all other mappings remain unchanged as shown in the User's Manual).

	•••	
Pad / Input	Name	Comment
·0'	-	see User's Manual
P02.7	TIN7	see User's Manual
P14.4	TIN84	Update
P20.8	TIN64	Update
Reserved	-	Update
Reserved	-	Update
Reserved	-	Update
Reserved		see User's Manual
eru_pdout7	SCU	see User's Manual
Reserved		see User's Manual
vadc_C1SR3	ADC	see User's Manual
	'0'         P02.7         P14.4         P20.8         Reserved         Reserved         Reserved         Reserved         eru_pdout7         Reserved	'0'         -           P02.7         TIN7           P14.4         TIN84           P20.8         TIN64           Reserved         -           Reserved         -

Table 7Corrected Part of TIM 0 Mapping for QFP-80



# GTM\_TC.012 Read Access Control by Register ODA

Specific GTM registers have by default "destructive read" behavior as their normal read behavior (see section "GTM Software Debugger Support" in the GTM chapter of the User's Manual for further details.)

Depending on the reading master and the configuration of bits DREN and DDREN in register GTM\_ODA (OCDS Debug Access Register), the read can be performed "non-destructive" for debug related read operation.

According to the User's Manual the read is performed "non-destructive" (i.e. debug related read operation)

- for all masters when ODA.DREN = 1<sub>B</sub>
- for the Cerberus (OCDS) FPI master when ODA.DREN =  $0_B$  and ODA.DDREN =  $0_B$ .

# **Problem Description**

In the current implementation the read is performed "non-destructive" (i.e. debug related read operation)

- for all masters when ODA.DREN = 1<sub>B</sub>
- for the DMA Partition 2 FPI master when ODA.DREN =  $0_B$  and ODA.DDREN =  $0_B$ .

# Workaround

The problem described above has 2 aspects:

# 1. For DMA Partition 2 Access to GTM

When the DMA Partition 2 FPI master is used to perform a normal ("destructive") read of the GTM registers that by default have "destructive read" behavior as their normal read behavior, setting ODA.DREN =  $0_B$  and ODA.DDREN =  $1_B$  is required to avoid an unintended debug related ("non-destructive") read access that would be caused by this issue.

# 2. For Cerberus (OCDS) Access to GTM

When ODA.DREN =  $0_B$  and ODA.DDREN =  $0_B$ , any read access of the Cerberus (OCDS) FPI master to the registers that by default have "destructive



read" behavior as their normal read behavior will cause the normal ("destructive") read behavior. To get the intended debug related ("non-destructive") read behavior, ODA.DREN needs to be set to  $1_B$  before each access of the Cerberus and set back to  $0_B$  afterwards to not affect the access of other FPI masters on the registers described above.

# <u>IOM\_TC.002</u> Missed or spurious IOM events when pulse length exceeds Event Window counter range

When using the Logic Analyzer Module (LAM) of the IOM, if the 24-bit counter for the Event Window exceeds its maximum value (0xFFFFF) it wraps around and starts counting again from 0x0.

If the Event Window is not inverted (LAMCFG.IVW =  $0_B$ ), for example for measuring long pulses, and the edge that generates an event comes after the counter exceeded its maximum value, the event will not be generated if the counter, due to the rollover, is again below the threshold value (LAMEWS.THR), outside of the Event Window.

As an additional side effect of the wraparound, spurious events may be generated when expecting an alarm only in case of pulses that are too short, if a pulse is longer than the counter can handle.

# Workaround

Avoid measuring pulses longer than the Event Window counter range.

# IOM TC.003 Unexpected Event upon Kernel Reset

If a kernel reset (via bits RST in registers KRST0/1) is performed on the IOM, an unexpected event may be signalled to the SMU.

# Workaround

Before triggering a kernel reset via software, set the alarm reaction in SMU to "No Action" to avoid reaction on the unexpected event.



# <u>IOM\_TC.004</u> Write to IOM register space when IOM\_CLC.RMC > 1

If a clock divider value RMC > 1 is selected in register IOM\_CLC, more than one write access may be performed to the IOM register address space within one IOM clock cycle.

This will cause unpredictable effects on the internal state for the following scenarios where two (or even multiples of 2) write accesses are performed within one IOM clock cycle to the following register groups:

- ECM registers ECMCCFG and/or ECMSELR, or
- ECM Event Trigger History registers ECMETH0 and/or ECMETH1, or
- FPC registers FPCESR, FPCCTRk and/or FPCTIMk, or
- LAM registers LAMCFGm and/or LAMEWSm.

Note: No problem will occur for read accesses.

# Workaround

Set IOM\_CLC.RMC = 1 when configuring (writing to the registers of) the IOM. During runtime (not configuring IOM) IOM\_CLC.RMC > 1 is not an issue.

# MTU\_TC.005 Access to MCx\_ECCD and MCx\_ETRRi while MBIST disabled

It is possible to access the memory controller registers MCx\_ECCD and MCx\_ETRRi without the need of the MBIST mode being enabled (i.e. without MTU\_MEMTEST.MEMxEN =  $1_B$ ). This may be used to avoid a complete SRAM initialization on certain security relevant SRAMs.

However, when a MBIST controller is disabled (MTU\_MEMTEST.MEMXEN =  $0_B$ ), there is an inevitable corner case that causes the value read/written from/to registers MCx\_ECCD and MCx\_ETRRi of a disabled MBIST controller to be wrong. There is also a possibility that an SPB error is triggered when accessing the MCx\_ECCD and MCx\_ETRRi registers if other masters concurrently use the SPB bus in this situation.

Note: No workaround is required to access the registers of an enabled MBIST controller.



# Workaround

When MBIST mode is disabled (MTU\_MEMTEST.MEMXEN =  $0_B$ ) for a MBIST controller,

- ensure that the module kernel clock is enabled for the access to MCx\_ECCD and MCx\_ETRRi,
- and perform a dummy write to MCx\_ECCD with value 780F<sub>H</sub> before any read/write access to MCx\_ECCD or MCx\_ETRRi.
- Note: The module kernel clock (of the module in which the SRAM is present) does not need to be enabled if it can be ensured that no concurrent SPB bus accesses by other masters (CPU, DMA, HSM, debugger, ..) to other modules are performed during the MCx\_ECCD/ETRRi access while the module kernel clock is disabled.

The module kernel clock is enabled under the following conditions:

- 1. For CPU memories, the clock is enabled after reset (for CPUx with x>0 even when CPUx is still in BOOT-HALT mode), when the CPU is not explicitly put into IDLE mode by software.
- 2. For SRAMs in peripherals, the module kernel clock is enabled when the module clock is enabled via the CLC register.

The value  $780F_{\rm H}$  has been chosen as an example based on the following use cases and assumptions:

- If error reporting is turned on (i.e. notification enable bits \*ENE are set), it does not disturb the system to write back 780F<sub>H</sub> to register ECCD (write back of reset values, write to read-only bits and write of 1<sub>B</sub> to error indication bits has no effect).
- If error reporting is turned off (i.e. notification enable bits \*ENE are cleared), write back of 780F<sub>H</sub> to register ECCD may trigger SMU alarms (if SMU is configured). It is assumed that the corresponding errors are already known by the system since error reporting had previously been deactivated.

# MTU\_TC.011 MBIST Bitmap not working for w0 - r1

The simple test case of writing all 0 and checking for 1 should return a full bitmap.



However, in this device step, only one (the last) address of the SRAM is returned.

### Workaround

Use the reverse test w1 - r0, which is working as expected and returns the full bitmap.

# MTU\_TC.012 Security of CPU Cache Memories During Runtime is Limited

MTU chapter "Security Applications" in the User's Manual describes that selected memories with potentially security relevant content are initialized under certain conditions to prevent reading of their data or supplying manipulated data.

The description is correct, but the initialization of CPU cache and cache tag memories triggered by MBIST enable/disable and when mapping/un-mapping these memories to/from system address space using MEMMAP register is of limited value:

- These memories stay functional as cache in the address mapped state. Therefore software can enable address mapping and afterwards watch cache usage of the application (this is a debug feature). Even manipulation of the cache content is feasible.
- It is possible to abort an ongoing memory initialization.

The security of memory initialization during startup is not affected. Also protection of FSI0 and HSM memories is not limited.

#### Workaround

Handle security relevant data exclusively inside HSM. Protect the application code by locking external access (e.g. lock debug interface, prevent boot via serial interface). Consider validation of application code by HSM secure boot.



# <u>MTU\_TC.016</u> Wrong Address(es) Tracked in Registers ETRRx of TC1.6E CPU0 PSPR and DSPR

# Problem Description

Due to certain hardware limitations, the SRAM error address tracking functionality in the Memory Controller of the TC1.6E CPU0 PSPR and DSPR does not work correctly under the following sequence of conditions:

- A read access occurs to an SRAM location ERR\_ADDR with a (correctable or uncorrectable) ECC error, AND
- 2. Exactly in the next consecutive SRAM clock cycle another read or write occurs to a different location ADDR\_A which does not have any error.

Then, instead of ERR\_ADDR, the address corresponding to this second location ADDR\_A is stored in ETRRx.

For the problem to occur, it only matters that the accesses have to be in consecutive cycles, and both ERR\_ADDR and ADDR\_A are in the same SRAM (PSPR or DSPR). It does not matter whether the accesses are from the same or a different CPU or other bus master.

Note: The ECC error correction and detection still work as specified, and are not affected in any way by this problem. All the SMU alarms work as specified, i.e. there is no alarm lost due to this problem. Both the CPU0 PSPR and DSPR are protected by SECDED-ECC, which can correct a single-bit error notified by the Correctable Error Alarm ALM0[6], ALM0[10], and detect a double-bit error notified by the Uncorrectable Error Alarm ALM0[7], ALM0[11].

Only the above mentioned ECC errors are affected by this problem. Registers ETRRx additionally track Address Errors in the SRAMs notified by ALM0[8], ALM0[12]. These are not affected by this problem, and the SRAM Address Errors are still correctly tracked.

When registers ETRRx are filled, an additional error triggers an overflow error alarm notified by ALM0[9], ALM0[13].

### Impact

When such a consecutive access sequence (read from ERR\_ADDR followed by read/write of different address(es)) happens multiple times, registers ETRRx



are filled with addresses that have actually no error – and the SRAM address which actually has an error is not stored indeed. Figure 1 shows such an example scenario.

ADDR_A, ADDR_X, ADDR_N		n ECC error (Correctable or Un-correctable). s in the same SRAM which have <b>no error</b> .	
At different times (n, t, z) ERR ADDR.	, these different ad	dresses are accessed at the next clock cyc	cle after reading the error locati
The expected behaviour is			
Due to the problem, ERR_A	ADDR is not stored in t	the ETRR, and addresses ADDR_A, ADDR_X and a statement of the experimental statemental statement of the experimental statemental statement of the experiment	nd ADDR_M are stored instead.
READ READ/WRI	TE	READ READ/WRITE	READ READ/WRITE
ERR_ADDR ADDR_		ERR_ADDR ADDR_X	ERR_ADDR ADDR_M
→ n n+1		t t+1	z z+1
SRAM Clock Cycles			
		TIME	
Expected vs. Actual ETRR Co	ontents:	TIME	
Expected vs. Actual ETRR Co	ontents:	TIME	
Expected vs. Actual ETRR Co	ontents:	TIME	
	ontents:		
ETRR[2]	ontents:	ETRF	-
ETRR[2] ETRR[1]		ETRF	R[1] ADDR_X
ETRR[2]	ERR_ADDR	ETRF	R[1] ADDR_X
ETRR[2] ETRR[1]		ETRF	R[1] ADDR_X

# Figure 1 Example sequence showing how registers ETRRx may be filled with "Error Free" addresses

The consequence of the scenario explained in **Figure 1** is that a single error in the SRAM – example just one correctable error at a location ERR\_ADDR – can result in registers ETRRx getting filled with fault-free address, and thus potentially even triggering an ETRR overflow.

# Conclusion

The problem explained here has two consequences:

1. For the affected SRAMs, the addresses stored in ETRRx may not be reliable. Depending on the access sequences, ETRRx may contain the



correct error address, or in the worst case all ETRRx entries may contain fault-free addresses.

 Depending on the access sequences, an ETRR overflow might be triggered with one real error (e.g. correctable error) in the SRAM – consequence of the example shown in Figure 1.

# Workaround

A flowchart of the recommended software handling is shown in Figure 2.

For the affected SRAMs, disable the application reaction to the EOV (Error Overflow) alarm in the SMU. The ETRR error tracking in the memory controller shall remain enabled (MCx.ECCS.TRE =  $1_B$ ).

At the end of each multiple-point fault detection interval (MPFDI), check for at least one valid ETRR entry for the affected SRAMs (i.e. if MCx.ECCD.VAL > 0).

For each affected SRAM, if there are no valid ETRR entries (i.e MCx.ECCD.VAL = 0) this means that no error has occurred at all, hence the application can continue without any special measure.

If there is at least one valid ETRR entry (i.e. MCx.ECCD.VAL  $\neq$  0) then the software shall run a Non-Destructive-Inversion (NDI) Test on the affected SRAM. Please refer to application note AP32197 (AURIX<sup>TM</sup> Memory tests using the MTU) for an example regarding running this test.

At the end of this test, if an ETRR overflow is detected (MCx.ECCD.EOV =  $1_B$ ) then the MCU shall be considered non-operational. Refer to section on Correctable SRAM Error handling in the Safety Manual.





# Figure 2 Recommended Software Handling - Flowchart

Note: There is no change in the concept of handling Uncorrectable error and Address error alarms in the affected SRAMs.

# Alternative Option

Run the Non-Destructive-Inversion Test at application start-up, and at the end of this test, if an ETRR overflow is detected (MCx.ECCD.EOV =  $1_B$ ) then the MCU shall be considered non-operational.



# <u>OCDS\_TC.038</u> Disconnecting a debugger without device reset ("hot detach") may require reading of OCS registers

If a debugger disconnects, it should activate at least the Debug Reset. This will reset all the main OCDS resources like CPUs, Cerberus, etc. However for peripherals having a BPI interface, there is the following issue: The Debug Reset is implemented as a synchronous clear on this level. If the OCDS registers are not clocked (e.g. for power saving reasons), the effect of this synchronous clear will be delayed to the next activation of the clock.

In general this will be more a theoretical problem. It's very unlikely that there is a use case, where a hot detach is required and critical OCDS resources of peripherals were used before. In nearly all cases this effect is invisible for a user, since any register access of the peripheral will generate the clock cycles which are required for the synchronous clear.

### Workaround

In case of a hot detach, a tool should - after the Debug Reset activation - read the OCS registers of all peripherals where it used critical OCDS resources. These reads will initiate the required peripheral kernel clocks for the synchronous clear of the OCDS resources.

# <u>OCDS\_TC.042</u> OTGS capture registers can miss single clock cycle triggers

The Cerberus OTGS capture registers (TCTL, TCCB, TCCH, TCIP, TCTGB, TCM) can fail to capture a trigger if the trigger is of single clock cycle duration and arrives in the same cycle as the same trigger register is being read by the bus.

#### Workaround

Avoid polling of OTGS capture registers while the system is running.

If polling while running can't be avoided use TLCCx counters for capturing critical Trigger Lines.



# <u>OCDS\_TC.043</u> Read-Modify-Write Bus Transactions to Cerberus Registers

During read-modify-write (RMW) bus transactions to writable registers in the Cerberus (CBS), the target register is incorrectly updated with an undefined value during the Read-part. The correct value is always returned to the bus master for the Read-part, and the correct value is written to the register when the Write-part completes. But the register may contain an undefined value for a number of clock cycles between the Read-part and the Write-part.

The bus master (CPU) will see the RMW complete normally, but any logic driven by the hardware register's writable bits may be unexpectedly toggled.

This effects all registers that can be written by the SPB (using the FPI protocol) in the CBS block. It does not effect external access from the tool via JTAG/DAP.

# Workaround

Do not use RMW bus operations targeting the CBS registers.

# <u>PLL TC.005</u> PLL Initialization after Cold Power-up or Wake-up from Standby mode

When the system PLL is configured by the application software after cold power-on reset or wake-up from Standby mode, it may not always reach the intended target frequency (either lock at a lower frequency, or go into unlock state), in particular at high temperature.

# Workaround

The following code sequence, executed after power-on reset or wake-up from Standby mode and before initializing the system PLL, avoids the problem:

```
SCU_CCUCON0.B.CLKSEL = 0; // switch system clock to
another source different from PLL, e.g. back-up clock
SCU_CCUCON0.B.UP = 1; // request update
SCU_PLLCON0.B.PLLPWD = 0; // set PLL to power saving mode
wait(10); // wait 10µs
SCU_PLLCON0.B.PLLPWD = 1; // set PLL to normal behavior
```



. . .

#### **Functional Deviations**

// initialize PLL

# PLL TC.007 PLL Loss of lock when oscillator shaper is used

Under certain conditions the PLL loses lock when the oscillator shaper is used (OSCCON.SHBY =  $0_B$ , recommended system configuration, default after reset).

The fail behavior is not observed for oscillator frequencies  $f_{OSC} \le 25$  MHz when using an external crystal / ceramic resonator or supplying the clock signal directly.

### Workaround

It is recommended to use input clock frequencies  $f_{OSC} \le 25$  MHz.

# <u>QSPI\_TC.006</u> Baud rate error detection in slave mode (error indication in current frame)

According to the specification, a baud rate error is detected if the incoming shift clock supplied by the master has less than half or more than double the expected baud rate (determined by bit field GLOBALCON.TQ).

However, in this design step, a baud rate error is detected not only if the incoming shift clock has less than half the expected baud rate (as specified), but also already when the incoming shift clock is somewhat (i.e. less than double) higher than the expected baud rate.

In this case, the baud rate error is indicated in the current frame.

# Workaround

It is recommended not to rely on the baud rate error detection feature, and not to use the corresponding automatic reset enable feature (i.e. keep GLOBALCON.AREN= $0_B$ ).

The baud rate error detection feature in slave mode is of conceptually limited use and is not related to data integrity. Data integrity can be ensured e.g. by



parity, CRC, etc., while clocking problems of an AURIX<sup>™</sup> master are detected by mechanisms implemented in the master.

Protection against the effects of high frequency glitches is provided by the spike detection feature in slave mode.

# **QSPI TC.017** Slave: Reset when receiving an unexpected number of bits

A deactivation of the slave select input (SLSI) by a master is expected to automatically reset the bit counter of the QSPI module when configured as a slave.

This reset should help slaves to recover from messages where faults in the master or glitches on SCLK lead to an incorrect number of clocks on SCLK (= incorrect number of bits per SPI frame).

However, in this design step, the reset of the bit counter is unreliable.

# Workaround

The slave should enable the Phase Transition interrupt (PT2EN =  $1_B$  in register GLOBALCON1) to be triggered after the PT2 event "SLSI deselection" (PT2 =  $101_B$ ).

In the interrupt service routine, after ensuring that the receive data has been copied, the software should issue a reset of the bit counter and the state machine via GLOBALCON.RESETS =  $0111_B$ .

# **<u>RESET\_TC.005</u>** Indication of Power Fail Events in SCU\_RSTSTAT

In case of consecutive cold resets triggered by EVR13, EVR33 or SWD power fail events, then only the last power fail event is registered in register SCU\_RSTSTAT. It is not possible to distinguish individually between EVR13, EVR33 or SWD power fail events from RSTSTAT information.



# Workaround

In case any power fail reset indication bit is set among EVR13, EVR33 or SWD power fail events in register SCU\_RSTSTAT, it has to be assumed that all power fail events may have happened before.

# SMU\_TC.006 OCDS Trigger Bus OTGB during Application Reset

The SMU provides an alarm trigger and trace interface (Trigger Set TS16\_SMU) using the OCDS Trigger Bus OTGB.

While the Application Reset is active, the SMU outputs the reset state of the OTGB interface instead of TS16\_SMU.

This OTGB interface reset state is identical to TS16\_SMU when no alarm is active.

After the Application Reset TS16\_SMU is output again.

### Workaround

Just ignore the phase in the OTGB trace where an alarm seems to become inactive while the Application Reset is active.

# <u>SMU\_TC.007</u> Size and Position of Field ACNT in Register SMU\_AFCNT

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

In the SMU chapter of the User's Manual, in the description of register SMU\_AFCNT (Alarm and Fault Counter),

- Size and position of field ACNT (Alarm Counter) are incorrectly described as SMU\_AFCNT.[15:8], and
- Bits SMU\_AFCNT.[7:4] are incorrectly shown as "Reserved; read as 0".

The **correct** size and position of field ACNT (Alarm Counter) in register SMU\_AFCNT is SMU\_AFCNT.[**15:4**], as shown in the following **Table 8**. The position of the "Reserved" bits is aligned accordingly.



**Errata Sheet** 

#### **Functional Deviations**

Table 8	Field ACNT in Register SMU_AFCNT - Correction			
Field	Bits	Туре	Description	
ACNT	[15:4]	rh	Alarm Counter	
			This field is incremented by hardware when the SMU processes an <b>internal</b> action related to an alarm event (see Figure <b>"Alarm</b> <b>operation"</b> ). The counter value holds if the maximum value is reached.	
0	[29:16]	r	Reserved	
			Read as 0; should be written with 0.	

# Note: The other fields (ACO, FCO, FCNT) of register SMU\_AFCNT are correctly described in the User's Manual.

# SMU\_TC.008 Behavior of Action Counter ACNT

Register SMU\_AFCNT (Alarm and Fault Counter) implements a Fault Counter (FCNT) that counts the number of transitions from the RUN state to the FAULT state. Register AFCNT is only reset by a power-on-reset.

Whenever a pending alarm event is processed, the corresponding status bit is set to  $1_B$  by hardware in the Alarm Status register AG<x>.

If an internal SMU action is configured for this alarm, the Action Counter (ACNT) in register AFCNT is incremented anytime the SMU processes this internal action.

# Corner Case

In this device step, some of the alarm signals may increment the Action Counter ACNT multiple times for a single alarm event.

# Workaround

Do not rely on the value in the action counter ACNT.



# <u>SMU\_TC.010</u> Transfer to SMU\_AD register not triggered correctly

# Background

The SMU contains Alarm Debug registers which can be used for diagnostic purposes. If an alarm which is configured to generate a reset (application or system reset) is sent to the SMU, a copy of the Alarm Status registers – AGi – into the Alarm Debug registers – ADi – is automatically triggered.

The AGi are reset by Application reset while the ADi are reset only by power-on reset.

# Corner Case

In the case that a first SMU alarm AGi[j] generates a reset request, and a second alarm AGx[y] (where x=i and y=j is possible) configured for a reset occurs a few cycles before the reset is actually executed, then the reset values of the AGi registers will be transferred to the ADi register.

In this case, the ADi registers will not reflect the root cause that lead to a SMU alarm/reset.

Note: This corner case will always be met for level alarms.

# <u>SMU\_TC.012</u> Unexpected alarms when registers FSP or RTC are written

Due to a synchronization issue, ALM3[27] is sporadically triggered if the PRE2 field of register FSP is written while the SMU is configured in Time Switching protocol (FSP.MODE =  $10_B$ ) and FSP[0] is toggling with a defined  $T_{SMU\_FFS}$  period.

Also, ALM3[27] is sporadically triggered if the PRE1 or TFSP\_HIGH fields of register FSP are written while the SMU is in the Fault State and  $T_{FSP_FS}$  has not yet been reached (STS.FSTS=0<sub>B</sub>) (regardless of the FSP.MODE configuration).

In addition, an unexpected ALM2[29] or ALM2[30] is sporadically triggered if field FSP.PRE1 or RTC.RTD is written, and at least one recovery timer is running based on a defined  $T_{SMU_FS}$  period (regardless of the FSP.MODE configuration).

The alarms can only be cleared with cold or warm Power-On reset.



# Workaround

To avoid unexpected alarms, perform the configuration of the PRE1, PRE2 or TFSP\_HIGH fields only when the SMU is not in the Fault State and FSP is in Bi-stable protocol mode (FSP.MODE =  $00_B$ ). Mode switching and configuration shall not be done with the same write access to register FSP.

This means that in the Fault Free State:

- before writing to PRE1, PRE2 or TFSP\_HIGH while Time Switching protocol is enabled:
  - disable Time Switching protocol by setting FSP in Bi-stable protocol mode (FSP.MODE = 00<sub>B</sub>);
  - wait until Bi-stable protocol mode is active (read back register FSP twice);
  - write desired value to PRE1, PRE2 or TFSP\_HIGH;
  - then switch FSP.MODE to the desired protocol (optional step).
- If the mode shall be changed after writing to PRE1, PRE2 or TFSP\_HIGH while in Bi-Stable protocol mode (FSP.MODE = 00<sub>B</sub>):
  - write desired value to PRE1, PRE2 or TFSP\_HIGH;
  - then switch FSP.MODE to Time Switching protocol.

If field FSP.PRE1 or RTC.RTD shall be written, make sure no recovery timer is running. It is not allowed to write to the PRE1 or RTD field when at least one recovery timer is running (indicated by bits RTS0 and RTS1 in the STS register).

# SRI\_TC.003 XBAR\_PRIOL/H Register Layout and Reset Values

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

The CPU0 SRI masters (CPU0.DMI, CPU0.PMI) are mapped to the XBar\_SRI Master Connection Interfaces MCI12 and MCI13 as described in table "Mapping of TC21x/TC22x/TC23x SRI master devices to MCI" of the User's Manual.

Note: This implementation in the TC23x .. TC21x devices is compatible with the other devices (TC29x .. TC26x) of the AURIX<sup>™</sup> family.



However, the description of the register layout and reset values for the XBAR PRIOL/H registers in chapter "TC21x/TC22x/TC23x Control Registers" of the TC21x/TC22x/TC23x Family User's Manual V1.1 is partially incorrect.

The corrected parts of the description are shown in the following tables.

Table 9 XBAR_PRIOL Registers - Reset Values TC22x/TC21x				
Short Name	Description	Reset Value		
XBAR_PRIOLD	Arbiter Priority Register D	0000 0002 <sub>H</sub>		
XBAR_PRIOL0	Arbiter Priority Register 0	0000 0002 <sub>H</sub>		
XBAR_PRIOL4	Arbiter Priority Register 4	0000 0002 <sub>H</sub>		
XBAR_PRIOLx (x = 6-7)	Arbiter Priority Register x	0000 0002 <sub>H</sub>		

#### .....

Field	Bits	Туре	Description
MASTER0	[2:0]	rw	Master 0 Priority (Priority of DMA Access)
0	[31:3]	r	<b>Reserved</b> Read as 0; should be written with 0.

#### Table 11 XBAR PRIOH Registers - Reset Values TC23x .. TC21x

—					
Short Name	Description	Reset Value			
XBAR_PRIOHD	Arbiter Priority Register D	0055 0000 <sub>H</sub>			
XBAR_PRIOH0	Arbiter Priority Register 0	0055 0000 <sub>H</sub>			
XBAR_PRIOH4	Arbiter Priority Register 4	0055 0000 <sub>H</sub>			
XBAR_PRIOHx (x = 6-7)	Arbiter Priority Register x	0055 0000 <sub>H</sub>			



# Table 12 XBAR\_PRIOH Registers - Fields TC23x .. TC21x

Field	Bits	Туре	Description
MASTER12	[18:16]	rw	Master 12 Priority (Priority of CPU0.DMI Access)
MASTER13	[22:20]	rw	Master 13 Priority (Priority of CPU0.PMI Access)
0	[31:23], 19, [15:0]	r	<b>Reserved</b> Read as 0; should be written with 0.



**Deviations from Electrical- and Timing Specification** 

# 3 Deviations from Electrical- and Timing Specification

# <u>ADC\_TC.P010</u> Increased Gain Error (EA<sub>GAIN</sub>) for $T_J < 0^{\circ}C$

For devices with Analog-Digital-Converters (VADC) providing 16:1 analog multiplexers (TC26x, TC23x..TC21x), the maximum Gain Error (EA<sub>GAIN</sub>) increases as follows for  $T_J < 0^{\circ}$ C:

- from ±3.5 LSB<sub>12</sub> to ±4.5 LSB<sub>12</sub> when V<sub>DDM</sub> = 4.5 V to 5.5 V (upper voltage range) and sample time t<sub>S</sub> < 200 ns,</li>
- from ±5.5 LSB<sub>12</sub> to ±6.5 LSB<sub>12</sub> when  $V_{DDM}$  = 2.97 V to 4.5 V (lower voltage range) and sample time t<sub>S</sub> < 400 ns.

# Note:

- 1. The resulting Total Unadjusted Error (TUE) is not affected and remains as specified in the corresponding Data Sheet.
- For temperatures T<sub>J</sub> ≥ 0°C, the Gain Error (EA<sub>GAIN</sub>) remains as specified in the corresponding Data Sheet.
- 3. For  $t_S \ge 200$  ns (upper voltage range) or  $t_S \ge 400$  ns (lower voltage range), the Gain Error (EA<sub>GAIN</sub>) remains as specified in the corresponding Data Sheet.

# <u>IDD\_TC.H001</u> IPC Limits used in Production Test for IDD Max Power Pattern

Instructions per cycle for a CPU is measured by dividing ICNT instruction counter value with the CCNT clock counter value.

Note: For a complete description of registers ICNT and CCNT refer to the TriCore Architecture Manual, chapter "Performance Counter Registers".

Parameters using the max power pattern for device individual testing of power consumption limits (IDD) are tested for a maximum IPC rate of 1.3 for all CPUs available in the device.

TC22x/TC21x, ES-AC, AC



### **Deviations from Electrical- and Timing Specification**

# <u>IEVRSB\_TC.P001</u> Test Condition for I<sub>EVRSB</sub> (sum of all currents in standby mode) - Data Sheet correction

In table "Power Supply" in the current version of the Data Sheet, in column "Note/Test Condition" for parameter "Sum of all currents (STANDBY mode)" (symbol I<sub>EVRSB</sub>), the following term is **incorrect**:

• V<sub>EVRSB</sub> = 5 V

# Correction

The correct value for  $V_{EVRSB}$  in the test condition for  $I_{EVRSB}$  shall be

• V<sub>EVRSB</sub> = 3.3 V

# PADS\_TC.H004 PN-Junction Characteristics for Pad Type S

As described in chapter "Package and Pinning Definitions" in the Data Sheet, symbol "S" in column "Type" is defined as class D ADC input with digital input.

Consequently, for pad type S, the PN-junction characteristics for pad type D apply.

The corresponding values for  $U_{IN}$  are listed in tables "PN-Junction Characteristics for positive Overload" and "PN-Junction Characteristics for negative Overload" in chapter "Pin Reliability in Overload" in the Data Sheet.

# <u>VDDPPA\_TC.H001</u> Voltage to ensure defined pad states - Footnote update

In the footnote for parameter "Voltage to ensure defined pad states" (symbol  $V_{DDPPA}$ ) in table "Operating Conditions" of the Data Sheet,  $V_{DDP3}$  is mentioned as representative for "non-core supply voltages" in the text.

# Update

The footnote for  $V_{DDPPA}$  should be extended to include all "non-core supply voltages" as follows:



### **Deviations from Electrical- and Timing Specification**

\*) This parameter is valid under the assumption the PORST signal is constantly at low level during the power-up/power-down of the "non-core supply voltages" ( $V_{DDP3}$ ,  $V_{EXT}$ ,  $V_{FLEX}$ ,  $V_{DDFL3}$ ,  $V_{DDM}$ , ..., depending on the respective TC2x device version).



# 4 Application Hints

# <u>ADC\_AI.H003</u> Injected conversion may be performed with sample time of aborted conversion

For specific timing conditions and configuration parameters, a higher prioritized conversion  $c_i$  (including a synchronized request from another ADC kernel) in cancel-inject-repeat mode may erroneously be performed with the sample time parameters of the lower prioritized cancelled conversion  $c_c$ . This can lead to wrong sample results (depending on the source impedance), and may also shift the starting point of following conversions.

The conditions for this behavior are as follows (all 3 conditions must be met):

- Sample Time setting: injected conversion c<sub>i</sub> and cancelled conversion c<sub>c</sub> use different sample time settings, i.e. bit fields STC\* in the corresponding Input Class Registers for c<sub>c</sub> and for c<sub>i</sub> (GxICLASS0/1, GLOBICLASS0/1) are programmed to different values.
- 2. Timing condition: conversion  $c_i$  starts during the first  $f_{ADCI}$  clock cycle of the sample phase of  $c_c$ .
- Configuration parameters: the ratio between the analog clock f<sub>ADCI</sub> and the arbiter speed is as follows:

 $N_{A} > N_{D}^{*}(N_{AR}+3),$ 

with

- a)  $N_A$  = ratio  $f_{ADC}/f_{ADCI}$  ( $N_A$  = 1 .. 32, as defined in bit field DIVA),
- b)  $N_D$  = ratio  $f_{ADC}/f_{ADCD}$  = number of  $f_{ADC}$  clock cycles per arbitration slot ( $N_D$  = 1 .. 4, as defined in bit field DIVD),
- c)  $N_{AR}$  = number of arbitration slots per arbitration round ( $N_{AR}$  = 4, 8, 16, or 20, as defined in bit field GXARBCFG.ARBRND).

Bit fields DIVA and DIVD mentioned above are located in register GLOBCFG.

As can be seen from the formula above, a problem typically only occurs when the arbiter is running at maximum speed, and a divider  $N_A > 7$  is selected to obtain  $f_{ADCI}$ .



# Recommendation 1

Select the same sample time for injected conversions  $c_i$  and potentially cancelled conversions  $c_c$ , i.e. program all bit fields STC\* in the corresponding Input Class Registers for  $c_c$  and for  $c_i$  (<code>GxICLASS0/1</code>, <code>GLOBICLASS0/1</code>) to the same value.

# Recommendation 2

Select the parameters in register GLOBCFG and GXARBCFG according to the following relation:

 $N_A \le N_D^*(N_{AR}+3).$ 

# ADC\_TC.H011 Bit DCMSB in register GLOBCFG

The default setting for bit DCMSB (Double Clock for the MSB Conversion) in register GLOBCFG is  $0_B$ , i.e. one clock cycle for the MSB conversion step is selected.

DCMSB =  $1_{B}$  is reserved in future documentation and must not be used.

Note: In devices supporting Workaround 4 of problem ADC\_TC.068,  $DCMSB = 1_B$  may be used to control synchronization of converter groups (for details, see ADC\_TC.068, Workaround 4).

# ADC\_TC.H014 VADC Start-up Calibration

The formula for the duration of the start-up calibration in some versions of the TC2x User's Manuals is incorrect with respect to the used frequency, or missing.

In the following, the contents of chapter "Calibration" is reprinted, including the correct **Formula for Start-up Calibration** below.

# Calibration

Calibration automatically compensates deviations caused by process, temperature, and voltage variations. This ensures precise results throughout the operation time.



An initial start-up calibration is required once after a reset for all converters. All converters must be enabled (ANONS =  $11_B$ ). The start-up calibration is initiated globally by setting bit SUCAL in register GLOBCFG. Conversions may be started after the initial calibration sequence. This is indicated by bit CALS =  $1_B$  AND bit CAL =  $0_B$ .

# Formula for Start-up Calibration

The start-up calibration phase takes 4352  $f_{ADCI}$  cycles (4352 × **50 ns** = 217.6 µs for  $f_{ADCI}$  = 20 MHz).

After that, postcalibration cycles will compensate the effects of drifting parameters. The postcalibration cycles can be disabled.

Note: The ADC error depends on the temperature. Therefore, the calibration must be repeated periodically.

# ADC\_TC.H015 Conversion Time with Broken Wire Detection

As described in a note in section "Broken Wire Detection" of the User's Manual, the duration of the complete conversion is increased by the preparation phase (same as the sample phase) if the broken wire detection is enabled, i.e. the sample time doubles for standard conversions when broken wire detection is enabled (GxCHCTRy.BWDEN =  $1_B$ ):

# Formula for Standard Conversions without Broken Wire Detection

t<sub>CN</sub> = t<sub>s</sub> + (N + PC) x t<sub>ADCI</sub> + 2 x t<sub>VADC</sub> (see also User's Manual/Data Sheet)

# Formula for Standard Conversions with Broken Wire Detection

•  $t_{CN} = 2 \times t_s + (N + PC) \times t_{ADCI} + 2 \times t_{VADC}$ 

# where:

$$\begin{split} t_s &= (2 + \text{STC}) \ x \ t_{\text{ADCI}} \ \text{for STC} \leq 15, \ \text{and} \\ t_s &= (2 + (\text{STC-15}) \ x \ 16)) \ x \ t_{\text{ADCI}} \ \text{for STC} \geq 16; \\ \text{N} &= \text{result width} \ (8/10/12 \ \text{bits}); \\ \text{PC} &= 2 \ \text{if post-calibration selected}, \ \text{PC} &= 0 \ \text{otherwise}. \end{split}$$



# Examples

Conversion times for different configurations are shown in the following **Table 13** (without broken wire detection) and **Table 14** (with broken wire detection):

Table 13	Conversion Time for Standard Conversions - Without Broken
	Wire Detection - Examples

Result	Symbol	Time	Conditions
12-bit result	t <sub>C12</sub>	(16 + STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration enabled, STC $\leq$ 15
10-bit result	t <sub>C10</sub>	(12 + STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC $\leq$ 15
8-bit result	t <sub>C8</sub>	(10 + STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC $\leq$ 15

# Table 14Conversion Time for Standard Conversions - With BrokenWire Detection - Examples

Result	Symbol	Time	Conditions
12-bit result	t <sub>C12B</sub>	(18 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration enabled, STC ≤ 15
10-bit result	t <sub>C10B</sub>	(14 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC $\leq$ 15
8-bit result	t <sub>C8B</sub>	(12 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC $\leq$ 15

# ADC\_TC.H020 Minimum/Maximum Detection Compares 12 Bits Only

In minimum or maximum detection mode (FEN =  $11_B$  or  $10_B$ ) new results are compared to the lower 12 bits of the respective result register bitfield RESULT. Therefore, a value RESULT = XFFF<sub>H</sub> (X > 0<sub>H</sub>) will not be updated for a new result value of 0FFF<sub>H</sub> in minimum detection mode.



In a real application, this should be no problem, as the minimum detection usually sees values below  $\rm 0FFF_{H}.$ 

### Recommendation

For minimum detection, use the start value  ${\rm OFFF}_{\rm H}$  (instead of  ${\rm FFFF}_{\rm H}$  as mentioned in the User's Manual).

For maximum detection, use the start value 0000<sub>H</sub> as mentioned in the User's Manual.

# ADC\_TC.H022 Sample Time Control - Formula

Table "Sample Time Coding" in section "Input Class Registers" of the VADC chapter in the User's Manual describes the additional clock cycles (selected in bit fields STCS and STCE) to be added to the minimum sample time of two analog clock cycles.

As can be seen from the table in the User's Manual, the step width in the coding depends on the MSB of STCi (i = S or E). The following **Table 15** has been copied from the User's Manual, with the corresponding formula added in the last column:

STCS / STCE	Additional Clock Cycles <sup>1)</sup>	Resulting Sample Time	Clock Cycle Formula
0 0000 <sub>B</sub>	0	2 / f <sub>ADCI</sub>	2 + STCi
0 0001 <sub>B</sub>	1	3 / f <sub>ADCI</sub>	
0 1111 <sub>B</sub>	15	17 / f <sub>ADCI</sub>	
1 0000 <sub>B</sub>	16	18 / f <sub>ADCI</sub>	2 + (STCi - 15) x 16
1 0001 <sub>B</sub>	32	34 / f <sub>ADCI</sub>	
1 1110 <sub>B</sub>	240	242 / f <sub>ADCI</sub>	
1 1111 <sub>B</sub>	256	258 / f <sub>ADCI</sub>	

# Table 15Sample Time Coding


1) The number of resulting additional clock cycles listed in this column corresponds to the term "STC" used in the conversion timing formulas in the Data Sheet.

# <u>ADC\_TC.H024</u> Documentation: Filter control only in registers GxRCR7/GxRCR15

In sections "Finite Impulse Response Filter Mode (FIR)" and "Infinite Impulse Response Filter Mode (IIR)" of the VADC chapter in the User's Manual,

• replace this sentence:

"Several predefined sets of coefficients can be selected via bitfield DRCTR (coding listed in Table xx-6) in registers G0RCRy (y = 0 - 15)ff and GLOBRCR."

• with this sentence:

"Several predefined sets of coefficients can be selected via bitfield DRCTR (coding listed in Table xx-6) in registers **GxRCR7** and **GxRCR15**."

# ADC\_TC.H031 High precision bandgap voltage - documentation update

The VADC is capable of providing measurement of the internal High Precision Bandgap Reference (HPBG) output voltage Vhpb shared by the PMS subsystem for additional safety supervision. The valid range of the Vhpb signal values currently is not specified.

#### **Detailed description**

The output voltage Vhpb of the HPBG is mapped on VADC channel G0CH12 via the double buffer. The expected nominal value of the signal seen by VADC equals to 2.4 V which is 2 x Vhpb.

The complete range of expected values during normal operation is  $1.075 \text{ V} \dots 1.325 \text{ V}$ , which corresponds to the range of ADC result values as  $1761 (6E1_{\text{H}}) \dots 2171 (87B_{\text{H}})$  assuming VAREF = 5.0V.

The supervision signals are enabled by setting bit GLOBTF.RCEN. For operation at  $f_{ADCI}$  = 20 MHz, the recommended sample time setting for this measurement is STC = 0x13.



**Errata Sheet** 

#### **Application Hints**

# <u>ADC\_TC.H038</u> Multiplexer Diagnostics Connection - Documentation update

The multiplexer diagnostics feature can pull up the channel input line to  $V_{\text{DDM}}$  or pull it down to  $V_{\text{SS}}.$ 

Figure "Signal Path Test" in the VADC chapter of the User's Manual erroneously shows a connection to  $V_{\text{DDP}}$  instead of  $V_{\text{DDM}}$ . Pull-up to  $V_{\text{DDP}}$  is not possible.

#### Correction

In figure "Signal Path Test" in the VADC chapter of the User's Manual, symbol " $V_{DDP}$ " shall be replaced by " $V_{DDM}$ ".

# ASCLIN TC.H001 Bit field FRAMECON.IDLE in LIN slave tasks

For LIN performing slave tasks, bit field FRAMECON.IDLE has to be set to  $000_B$  (default after reset), i.e. no pause will be inserted between transmission of bytes.

If FRAMECON.IDLE >  $000_B$ , the inter-byte spacing of the ASCLIN module is not working properly in all cases in LIN slave tasks (no bit errors are detected by the ASCLIN module within the inter-byte spacing).

# ASCLIN\_TC.H003 Behavior of LIN Autobaud Detection Error Flag

#### **Expected Behavior**

In ASCLIN, when auto baud detection (LINCON.ABD) is deactivated, the auto baud measurement should still be active and the Autobaud Detection Error Flag FLAGS.LA should be set when the value measured is outside the BRD.LOWERLIMIT and BRD.UPPERLIMIT range.

#### Actual Behavior

The Autobaud Detection Error Flag FLAGS.LA is not set, as the auto baud measurement is not active when auto baud detection is deactivated (LINCON.ABD = 0).

TC22x/TC21x, ES-AC, AC



# <u>ASCLIN\_TC.H004</u> Changing the Transmit FIFO Inlet Width / Receive FIFO Outlet Width

# Expected Behavior

The Transmit FIFO should write the data to intended location of TxFIFO, even though the Transmit FIFO inlet width TXFIFOCON.INW is changed between the write operations.

The Receive FIFO should read the data from intended location, even though the Receive FIFO outlet width RXFIFOCON.OUTW is changed between the read operations.

# Actual Behavior (Transmit FIFO)

The Transmit FIFO does not write the data in the intended location when TXFIFOCON.INW is changed in an increasing order (from 1 to 2 to 4) between write operations.

The Transmit FIFO writes the data only to aligned write index based on the number of bytes to be written (TXFIFOCON.INW).

**Example**: Assuming that the write index of TxFIFO is from 0 to 15 (16 bytes), when TXFIFOCON.INW = 2, the TxFIFO writes two bytes of data starting only from half-word aligned write index (0, 2, 4, ..., 14). Similarly when TxFIFO writes four bytes of data starting only from word aligned write index (0, 4, 8, 12).

Note: This misbehavior is seen only when TXFIFOCON.INW is changed inbetween write operations.

# Actual Behavior (Receive FIFO)

The Receive FIFO does not read the data from intended location when RXFIFOCON.OUTW is changed in an increasing order (from 1 to 2 to 4) between read operations.

The Receive FIFO reads the data only from aligned read index based on the number of bytes to be read (RXFIFOCON.OUTW).

**Example**: Assuming that the read index of RxFIFO is from 0 to 15 (16 bytes), when RXFIFOCON.OUTW = 2, the RxFIFO reads two bytes of data starting only from half-word aligned write index (0, 2, 4, ..., 14). Similarly when RxFIFO reads four bytes of data starting only from word aligned read index (0, 4, 8, 12).



Note: This misbehavior is seen only when RXFIFOCON.OUTW is changed inbetween read operations.

#### Effect

Previously written data in TxFIFO will be over-written by the new data, when the TxFIFO write index is not aligned with number of data bytes to be written.

Previously read data will be read again, when the RxFIFO read index is not aligned with number of data bytes to be read.

#### Recommendation

Flush the TxFIFO (TXFIFOCON.FLUSH) or RxFIFO (RXFIFOCON.FLUSH) before TXFIFOCON.INW or RXFIFOCON.OUTW is changed respectively.

# <u>ASCLIN\_TC.H005</u> Collision detection error reported twice in LIN slave mode

An ASCLIN module configured as LIN slave node could report a wrong collision detection error during reception of LIN header after detecting a first correct collision detection error during the transmission of a response field of the previous LIN frame.

This misbehavior is observed under the following sequence:

- The LIN slave node detects a collision detection error when there is a bit error in its transmitted response frame, and then it goes to the idle state as expected.
- The master transmits a header onto the LIN bus, and the LIN slave node receives header and tries to capture the identifier inside the header.
- Then the LIN slave node reports another collision error which is wrongly detected during the reception of identifier although there is no corruption of LIN header on the bus.

#### Recommendation

Ignore the collision detection error which happened during reception phase of a LIN slave node.



# BROM\_TC.H003 Information related to Register FLASH0\_PROCOND

Chapters "TC2x BootROM Content" of the User's Manuals contain a description of parts of the FLASH0\_PROCOND register as used by the firmware. This description in subchapter "Configuration by Boot Mode Index (BMI)" shows an incorrect address F800 1030<sub>H</sub>.

Correct is the description of this register in the PMU chapter with address  $F800\ 2030_{H}$  (FLASH0 base address  $F800\ 1000_{H}$  + offset  $1030_{H}$ ).

#### BROM\_TC.H009 Re-Enabling Lockstep via BMHD

For all CPUs with lockstep option, the lockstep functionality is controlled by Boot Mode Headers (BMHD) loaded during boot upon a reset trigger.

If lockstep is disabled for a CPUx with lockstep functionality, re-enabling (e.g. via a different BMHD) is not reliably possible if warm PORST, System or Application reset is executed.

#### Recommendation

Use cold PORST if lockstep is disabled and shall be re-enabled upon the reset trigger.

#### BROM\_TC.H010 Interpretation of value UNIQUE\_CHIP\_ID\_32BIT

As described in chapter "Debug System handling" in the AURIX<sup>™</sup> TC2xx BootROM chapter, the value UNIQUE\_CHIP\_ID\_32BIT is written to the COMDATA register by firmware.

Note: Unlike the name "UNIQUE\_CHIP\_ID\_32BIT" may suggest, this value only identifies a particular product variant, but not an individual device.

#### <u>CCU6\_AI.H001</u> Update of Register MCMOUT

At every correct Hall event (CM\_CHE), the next Hall patterns are transferred from the shadow register MCMOUTS into MCMOUT (Hall pattern shadow



transfer HP\_ST), and a new Hall pattern with its corresponding output pattern can be loaded (e.g. from a predefined table in memory) by software into MCMOUTS. For the Modulation patterns, signal MCM\_ST is used to trigger the transfer.

Loading this register can also be done by writing MCMOUTS.STRHP =  $1_B$  (for EXPH and CURH) or MCMOUTS.STRMCMP =  $1_B$  (for MCMP).

Note: If in a corner case a hardware event occurs simultaneously with a software write where MCMOUTS.STRHP =  $1_B$  or MCMOUTS.STRMCMP =  $1_B$ , the current contents of MCMOUTS is copied to the corresponding bit fields of MCMOUT. The new value written to MCMOUTS will be loaded upon the next event.

# CCU6 AI.H002 Description of Bit RWHE in Register ISR

Register ISR (Interrupt Status Reset Register) contains bits to individually clear the interrupt event flags by software. Writing a  $1_B$  clears the bit(s) in register IS at the corresponding bit position(s), writing a  $0_B$  has no effect.

In some versions of the User's Manual, the description of bit RWHE (Reset Wrong Hall Event Flag) in column "Description" of register ISR is wrong (description for status  $0_B$  and  $1_B$  inverted).

The correct description for bit RWHE is (like for all other implemented bits in register ISR) as shown in the following **Table 16**:

Field	Bits	Туре	Description
RWHE	13	w	Reset Wrong Hall Event Flag $0_B$ No action $1_B$ Bit WHE will be cleared

### Table 16Bit RWHE in register ISR



**Errata Sheet** 

**Application Hints** 

# <u>CCU6\_AI.H003</u> Bit TRPCTR.TRPM2 in Manual Mode - Documentation Update

In CCU6 chapter "Trap Control Register" of the User's Manual, the description for bit TRPCTR.TRPM2 =  $1_B$  (Manual Mode) incorrectly states:

"Manual Mode:

Bit TRPF stays **0** after the trap input condition is no longer valid. It has to be cleared by SW by writing ISR.RTRPF = 1."

# Correction

The correct description is as follows:

Manual Mode:

Bit TRPF stays **1** after the trap input condition is no longer valid. It has to be cleared by SW by writing ISR.RTRPF = 1.

#### CCU\_TC.H001 Clock Monitor Check Limit Values

The values for the check limits of the clock monitor have been updated as shown in **Table 17**. This table replaces the corresponding table in chapter "Clock Monitors" of the User's Manual.

Target Frequency	LOWER value	UPPER value	SELXXX 1)	Error can be detected for min. deviation	Error is detected for min. deviation
7.5 MHz	0x23	0x27	11 <sub>B</sub>	-4.07% +1.54%	-9.40% +6.35%
6.6 MHz	0x1F	0x23	10 <sub>B</sub>	-4.07% +2.75%	-9.40% +7.50%
6 MHz	0x1C	0x1F	01 <sub>B</sub>	-3.35% +1.54%	-8.43% +6.35%
5 MHz	0x17	0x1A	00 <sub>B</sub>	-2.76% +4.07%	-9.41% +7.50%

Table 17 Target trimmed Check limits



1) refers to corresponding bit field xxxSEL in respective CCUCON register

# CCU TC.H002 Oscillator Gain Selection via OSCCON.GAINSEL

The reset value of OSCCON.GAINSEL =  $11_B$  provides the default and recommended setting for the oscillator gain. It is not required to modify this value, as the adaptation to a crystal frequency is done via the external circuitry.

Therefore, all other gain selections should be regarded as reserved for special application topics, as shown in the following **Table 18**.

#### Table 18 Oscillator Gain Selection via OSCCON.GAINSEL

Field	Bits	Туре	Description
GAINSEL	[4:3]	rw	<b>Oscillator Gain Selection</b> This value should not be changed from the reset value 11 <sub>B</sub> .
			00 <sub>B</sub> Low gain 1: reserved for adaptations
			01 <sub>B</sub> Low gain 2: reserved for adaptations
			10 <sub>B</sub> Low gain 3: reserved for adaptations
			11 <sub>B</sub> Maximum gain: default setting

#### Recommendation

Always to keep the default configuration of OSCCON.GAINSEL =  $11_{B}$ .

# $\underline{CCU\_TC.H005}$ References to $f_{PLL2},\ f_{PLL2\_ERAY}$ and K3 Divider in User's Manual

The VADC incorporated in this device uses clocks derived from f<sub>SPB</sub>.

Previous design steps (e.g. TC27x Bx, TC26x Ax, TC29x Ax) incorporated a different VADC module also clocked by  $f_{ADC}$ , which could be derived via the K3 divider from  $f_{PLL2}$ ,  $f_{PLL2\_ERAY}$ . These clocks were selected in CCUCON0.[27:26], which is described as "Reserved/Should be written with 0" in the present version of the User's Manual.



Clocks  $f_{\mathsf{PLL2}},\,f_{\mathsf{PLL2\_ERAY}}$  and the K3 divider are still described in the present version of the User's Manual.

#### Recommendation

- New software implementations should not consider f<sub>PLL2</sub>, f<sub>PLL2\_ERAY</sub> and the K3 divider.
- Software ported from previous design steps with a VADC module clocked by f<sub>ADC</sub> may be reused on this device step.

# CCU\_TC.H006 Clock Monitor Support - Documentation Update

The note at the end of section "Operating the Clock Monitors" in chapter "Clock Monitors":

Note: This feature is supported by the Infineon safety driver [safTlib] and there is no additional customer software required.

should state more precisely:

Note: The Infineon SafeTlib provides a test for the clock monitor. The clock monitor shall be configured by the application software.

# <u>CCU\_TC.H007</u> Oscillator Watchdog Trigger Conditions for ALM3[0]

As described in the User's Manual in section "Oscillator Watchdog", the divider value OSCCON.OSCVAL has to be selected in a way that  $f_{OSCREF}$  is within the range of 2 MHz to 3 MHz, and should be as close as possible to 2.5 MHz.

The Oscillator Watchdog (OSC\_WDT) will trigger the "input clock out of range" alarm ALM3[0] under the following conditions:

- Boundary for too high frequencies:
  - for (OSCVAL+1) x 6.25 ≤ f<sub>OSC</sub> [MHz] ≤ (OSCVAL+1) x 7.5, an alarm can be generated, but there is no guarantee that it is generated,
  - for  $f_{OSC}$  [MHz] > (OSCVAL+1) x 7.5, an alarm is always generated.
- Boundary for too low frequencies:
  - for (OSCVAL+1) x 1.25 ≤ f<sub>OSC</sub> [MHz] ≤ (OSCVAL+1) x 1.67, an alarm can be generated, but there is no guarantee that it is generated,



- for f<sub>OSC</sub> [MHz] <(OSCVAL+1) x 1.25, an alarm is always generated.

The accuracy of these limits [in %] depends on the variation [in %] of the back up clock (see specification of  $f_{BACKUT}$  and  $f_{BACKT}$  in the Data Sheet).

# Example

- For  $f_{OSC}$  = 20 MHz, selecting OSCVAL = 7 results in  $f_{OSC}$  = 2.5 MHz.
  - An alarm for too high frequencies can be generated for  $f_{OSC} \ge 50$  MHz,
  - An alarm for too high frequencies is always generated for f<sub>OSC</sub> > 60 MHz.
  - An alarm for too low frequencies can be generated for  $f_{OSC} \le 13.36$  MHz,
  - An alarm for too low frequencies is always generated for f<sub>OSC</sub> < 10 MHz.</li>

# <u>CCU\_TC.H010</u> Oscillator Mode control in register OSCCON - Documentation Update

The description for setting OSCCON.MODE =  $00_{\rm B}$  in register OSCCON must be changed from

• "External Crystal / Ceramic Resonator Mode and External Input Clock Mode. The oscillator Power-Saving Mode is not entered."

to:

• "External Crystal / Ceramic Resonator Mode. The oscillator Power-Saving Mode is not entered."

# Recommendation

When using an external input clock signal connected to XTAL1 (XTAL2 open), do not use setting OSCCON.MODE =  $00_B$ . Instead, use setting OSCCON.MODE =  $10_B$ .

# <u>CPU\_TC.H006</u> Store Buffering in TC1.6/P/E Processors

# Overview

Store buffering is a method of increasing processor performance by decoupling memory write operations from the instruction execution flow within the CPU. All



write data is placed in a FIFO buffer (known as the store buffer) by the CPU prior to being read by the memory/bus interfaces and written to memory. This allows the processor to continue execution without waiting for the write data to be written to the target memory location. Data is written to the store buffer at processor speed and read from the store buffer at memory/bus speed. Typically the read bandwidth from the store buffer will exceed the write bandwidth from the processor, only if the store buffer fills will the processor stall.

To further increase performance memory read operations are prioritised ahead of memory write operations from the store buffer. This ensures that the processor does not stall on data loads while data writes are pending in the store buffer. A side effect of this prioritising is that memory may not be accessed in program order.

#### **Operational Details**

The function of the store buffer is designed to be invisible to the end user under normal operation:

- All CPU load operations are checked against the store buffer contents. Data for matching load addresses is either immediately forwarded to the CPU from the store buffer (TC1.6, TC1.6P) or written to memory prior to the load operation proceeding (TC1.6E).
- All loads and store operations to peripheral regions (typically segments E<sub>H</sub> and F<sub>H</sub>) are performed in strict program order (no load prioritisation).

The operation of the store buffer can become visible when in-order memory access is required to non-peripheral segments.

This can occur under the following circumstances:

- When programming flash memory.
- When performing memory testing with the processor.
- When data is required to be in memory for inter-core/inter-module communication.

In such cases the following solutions may be employed:

- The store buffer may be explicitly flushed by use of a DSYNC instruction.
- The store buffer may be disabled by setting SMACON.IODT. This should not be done during normal operation as it significantly impacts performance.



### Examples

The following examples refer to memory accesses to non-peripheral regions (i.e. segments  $0_H ... D_H$ ):

Example-1a Out of order memory access due to load prioritisation

Program	Flow	-	Memory	Access
st-1			ld-4	
st-2			ld-5	
st-3			ld-6	
ld-4			st-1	
ld-5			st-2	
ld-6			st-3	

Example-1b In order memory access enforced by DSYNC

Program	Flow	-	Memory	Access
st-1			st-1	
st-2			st-2	
st-3			st-3	
dsync				
ld-4			ld-4	
ld-5			ld-5	
ld-6			ld-6	

Example-2a Load forwarding from store buffer - no memory read (TC1.6/1.6P)

Program Flow	-	Memory Access
st.w [a0], d0		
ld.w d1, [a0]		st.w [a0], d0

Example-2b In order memory access enforced by DSYNC (TC1.6/1.6P)

Program Flo	W	-	Memory	Acce	ess
st.w [a0],	d0		st.w	[a0],	d0
dsync					
ld.w d1,	[a0]		ld.w	d1,	[a0]

```
TC22x/TC21x, ES-AC, AC
```



# <u>CPU\_TC.H008</u> Instruction Memory Range Limitations

To ensure the processor cores are provided with a constant stream of instructions the Instruction Fetch Units will speculatively fetch instructions from up to 64 bytes ahead of the current Program Counter (PC).

If the current PC is within 64 bytes of the top of an instruction memory the Instruction Fetch Unit may attempt to speculatively fetch instructions from beyond the physical range. This may then lead to error conditions and alarms being triggered by the bus and memory systems.

#### Recommendation

It is therefore recommended that either the MPU is used to define the allowable executable range or that the upper 64 bytes of any memory be initialized but unused for instruction storage for the TC1.6.\* class processors. For TC1.3.\* class processors this may be reduced to 32 bytes.

# <u>CPU\_TC.H009</u> Details on CPU Clock Control

As described in chapter "Clock Control Unit" of the User's Manual, the effective CPU execution frequency may be reduced by programming the associated bit field CPUxDIV in register CCUCONn (where x is the core number, and n = x+6).

The effective execution frequency  $f_{CPUx}$  seen by CPUx is given by the following equation (where  $f_{SRI}$  is the base SRI frequency):

f<sub>CPUx</sub> = f<sub>SRI</sub> \* (64 - CPUxDIV) / 64

A CPUxDIV value of 0 results in the core CPUx being clocked at the SRI frequency (no frequency reduction).

To avoid synchronisation issues typically associated with clock division the clock control mechanism stalls the issue of instructions into the processor pipeline rather than by modifying the actual applied clock. An incoming instruction fetch packet is stalled for the number of cycles required to approximate the required execution frequency. The stall is seen by the processor as a stall in the instruction stream in the same way a stalling instruction memory would be seen.



In most scenarios this mechanism provides a good approximation to clock division based control. The actual reduction in effective frequency will be dependent on the code executed.

When determining IPC rates as described in AP32168 (Application Performance Optimization for TriCore V1.6 Architecture), note that for CPUxDIV > 0, field Count Value in register CCNT still represents SRI clock cycles.

#### <u>CPU\_TC.H012</u> Behavior of bit-wise operations on certain peripheral register bits which need to be written back with the same value

The LDMST, ST.T, CMPSWAP.W, SWAPMSK.W and SWAP.W instructions in the AURIX<sup>™</sup> microcontrollers are instructions intended to provide atomicity as well as bit-wise operations to a targeted memory location or peripheral register. They are also referred to as Read-Modify-Write (RMW) instructions.

In some registers in certain modules, a bit has to be written with the same value (e.g. a bit set to  $1_B$  has to be written with a  $1_B$  to perform an operation).

When using a RMW instruction to write to such a bit, the write is masked away and will not happen at all.

Note: Writing a different value (e.g. writing a  $1_B$  to a bit currently at  $0_B$ ) is not affected, and works as expected to modify only the selected bit.

**Example**: Consider the GxVFR register in the VADC module:



	FR (x I Flag			Grou	рх	(x * (	0400 <sub>1</sub>	1 + 05	F8 <sub>H</sub> )		Res	et Va	lue: (	0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VF15	VF14	VF13	VF12	VF11	VF10	VF9	VF8	VF7	VF6	VF5	VF4	VF3	VF2	VF1	VF0
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
Field			Bit	s	Туре	Des	script	ion							
VFy (y = (	0 - 15)	)	У		rwh		icates R. Wr Re dai be	ag of l a ner ad ac ite ac ad ac ta and en up ite ac RC in r	w resi cess: cess: cess: l has r dated cess:	ult in 1 No n No e Resu not ye Clea	bitfield ew va ffect Ilt reg t beer r this r	d RES alid da ister o n read valid f	ata av k cont I, or bi <mark>flag</mark> al	ailabl ains v it FCF nd bit	e valid t has

#### Figure 3 Register GxVFR in the VADC Module of TC2xx Devices

The bits in the GxVFR register have to be written with  $1_B$  to clear a valid flag VFy indicating a valid result. Assuming VFy =  $1_B$ , if one of the RMW instructions listed above is used, the write to VFy would never happen since VFy is already set to  $1_B$ . This means that the next read of VFy may lead to incorrect conclusions by software.

hardware set action)

#### Affected Modules and Registers in the AURIX<sup>™</sup> Platform

- CCU6: IMON
- VADC: GxVFR, GxSEFLAG, GxCEFLAG, GxREFLAG, GLOBEFLAG.

Note: VADC is located outside the addressable range of ST.T, so ST.T need not be considered in the context of VADC.

#### Recommendation

In the affected modules, use only direct writes (i.e, write the whole register as a 32-bit word), and do not use RMW operations to write to such bits.

For example, to clear bit VF0 in the GxVFR register, the software should write:



#### $VADC_GxVFR.U = 0x0000001;$

Here .U implies writing the whole 32-bit register as an unsigned integer.

### <u>CPU\_TC.H014</u> ACCEN\* Protection for Write Access to Safety Protection Registers - Documentation Update

The access protection symbol 'P' to indicate protection by the ACCEN\* register mechanism is missing in column "Access Mode - Write" in table "Safety Protection Registers" in the CPU chapter of the User's Manual for RGN\*x registers with an index  $x \ge 4$ .

Actually, these registers also have write access attribute 'P'.

#### <u>CPU\_TC.H015</u> Register Access Modes for Safety Protection Registers -Documentation Update

The access protection symbol 'U' is erroneously included and should be removed in column "Access Mode - Write" for all registers in table "Safety Protection Registers" in the CPU chapter of the User's Manual.

The note below this table is rephrased as follows:

Note: A disallowed access to any CPU register (e.g. attempted write to nonexistent register, attempted write to read only register, attempted access to E without Endinit, etc.) will NOT result in a Bus Error

# <u>CPU\_TC.H017</u> MSUB.Q does not match MUL.Q+SUB - Documentation Update

The AURIX<sup>™</sup> implementation of MSUB.Q uses infinitely precise intermediate results. In contrast with AUDO<sup>™</sup> devices this can lead to different observable results for MSUB.Q when compared with a MUL.Q+SUB sequence.

The following table describes these differences in the MSUB.Q behaviour in AURIX<sup>™</sup> 1st and 2nd generation products.



- Note: The TriCore<sup>™</sup> TC1.6.2 Core Architecture Manual (Vol.2 Instruction Set) V1.1 and following for 2nd Generation AURIX<sup>™</sup> (TC3xx) contains these new definitions.
- Note: For 1st generation AURIX<sup>™</sup> devices (TC2xx), this is a documentation update to the TriCore<sup>™</sup> TC1.6P & TC1.6E Core Architecture Manual V1.0D15 (Vol.2 Instruction Set).

Secondary Opcode [23:18]	Instruction Mnemonic	Updated Description
0x00	MSUB.Q D[c], D[d], D[a], D[b] U, n 32 - (32 * 16U)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][31:16]) << n)) >> 16;D[c] = result[31:0]; // Fraction
0x01	MSUB.Q D[c], D[d], D[a], D[b] L, n 32 - (32 * 16L)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][15:0]) << n)) >> 16;D[c] = result[31:0]; // Fraction
0x02	MSUB.Q D[c], D[d], D[a], D[b], n 32 - (32 * 32)Up> 32	result = ({D[d], 32'h0000_0000} - ((D[a] * D[b]) << n)) >> 32;D[c] = result[31:0]; // Fraction
0x20	MSUBS.Q D[c], D[d], D[a], D[b] U, n 32 - (32 * 16U)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][31:16]) << n)) >> 16;D[c] = ssov(result, 32); // Fraction
0x21	MSUBS.Q D[c], D[d], D[a], D[b] L, n 32 - (32 * 16L)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][15:0]) << n)) >> 16;D[c] = ssov(result, 32); // Fraction
0x22	MSUBS.Q D[c], D[d], D[a], D[b], n 32 - (32 * 32)Up> 32	result = ({D[d], 32'h0000_0000} - ((D[a] * D[b]) << n)) >> 32;D[c] = ssov(result, 32); // Fraction

#### Table 19 MSUB.Q Definitions in AURIX<sup>™</sup> different from AUDO<sup>™</sup>



**Errata Sheet** 

**Application Hints** 

# <u>DAP\_TC.H002</u> DAP client\_blockread in Combination with TGIP and all Parcels with CRC6

Note: This problem is only relevant for tool development, not for application development.

When issuing a DAP client\_blockread telegram together with the TGIP (Trigger in Protocol) option (DAPISC.TGIP = 1) the TGIP extra bit is appended for each parcel in case "all parcels with CRC6" is enabled. This causes a slight increase in the communication length compared to the correct behavior of having a TGIP bit only for the last parcel.

#### Recommendation

Do not use the TGIP and "CRC6 for all parcels" features together in case this extra bit can not be tolerated. If the Trigger in Protocol and increased communication safety is required TGIP can be used together with the CRC32 option (see also DAP\_TC.002 DAP client\_blockread has Performance issue in Specific Operation Modes).

# **DAP\_TC.H003** Not acknowledged DAP telegrams in noisy environments

# Note: This problem is only relevant for tool development, not for application development.

DAP telegrams always follow a request-reply scheme. The request is driven by the tool, the reply by the AURIX<sup>™</sup>. The AURIX<sup>™</sup> acknowledges a correctly received telegram always by a reply, which consists at least of a start-bit. DAP communication in noisy environments might result in invalid telegrams. This can leave the IOClient in an intermediate state which requires an IOClient reset.

If AURIX<sup>™</sup> receives an invalid telegram with a wrong CRC6 or length field, it does not reply at all and in some cases the selected IOClient might be left in an intermediate state in case of a detected client\_write/blockwrite/readwrite tool request.



### Recommendation

If a tool does not receive a start bit as an acknowledge for an IOClient request, a client\_reset must be sent as the next telegram for the selected IOClient. Tool interaction with the DAP module itself is not affected and can be done in between.

# <u>DMA\_TC.H002</u> Bit CHCSRz.BUFFER can be toggled when not in Double Buffer Mode

The purpose of bit CHCSRz.BUFFER is to indicate which buffer is read or filled during DMA double buffering (selected in bitfield ADICRz.SHCT).

However, bit CHCSRz.BUFFER can also be toggled by writing bit CHCSRz.SWB =  $1_B$  when not in Double Buffer Mode.

#### Recommendation

Do not write bit CHCSRz.SWB =  $1_{B}$  when not in Double Buffer Mode.

# <u>DMA\_TC.H004</u> Transaction Request Lost upon software trigger with pattern match

If a DMA channel is configured for pattern detection and software triggering of each DMA transfer (CHCSRz.RROAT =  $0_B$ ), then if there is a new DMA software request received while a DMA transfer is executing then a Transaction Request Lost event may be lost.

#### Recommendation

The loss of TRL status is a debug feature. A DMA channel should be used such that TRL is not set.

The user must ensure that the CPU triggers a new DMA software request when no DMA access is pending. The software could poll the TSRz.CH bit to confirm it is  $0_B$  before issuing a DMA software trigger.



# <u>DMA\_TC.H005</u> Linked List Transfer leading to loading of non-Linked List TCS causes corruption

If on completion of a Linked List (LL) a non-LL Transaction Control Set (TCS) is loaded with shadow address buffering enabled (read only and direct write) then the new non-LL TCS can be corrupted.

#### Recommendation

Shadow address buffering must be disabled in the non-LL TCS (SHCT[3:0] =  $0000_{B}$ )

# <u>DMA\_TC.H006</u> Clearing of HTRE when DMA channel is configured for Single Mode

The DMA may be used to support a peripheral with a high interrupt rate where the interrupts are generated in quick succession (e.g. a QSPI filling a TXFIFO).

The DMA channel z is configured with the following settings:

Single Mode (HTRE is reset by hardware on completion of a DMA transaction)

- TSRz.CHMODE =  $0_B$ 

- Request required for each DMA Transfer
  - TSRz.RROAT = 0<sub>B</sub>

If the DMA channel is configured to execute a DMA transaction of 1 x DMA transfer of 2 x DMA moves:

Block Mode: 2 x DMA Move per DMA transfer

– DMA\_CHCFGRz.BLKM = 001<sub>B</sub>

• Transfer Reload Value: 1 x DMA transfer

– DMA\_CHCFGRz.TREL = 1<sub>B</sub>

then additional DMA moves are executed unexpectedly.

# Explanation of Effect

If the peripheral generates two interrupt service requests in relatively quick succession then the first DMA hardware request is serviced by the DMA and performs one DMA transfer comprising two DMA moves. The second DMA



hardware request arrives before the completion of the first DMA transfer (i.e. before the clearing of HTRE at the end of the DMA transaction). The second hardware request is serviced by the DMA and performs a second DMA transfer comprising two DMA moves.

#### Recommendation

If the second DMA hardware request arrives before completion of the first DMA transfer then the DMA channel Block Mode must limit a DMA transfer to one DMA move:

• DMA\_CHCFGRz.BLKM = 000<sub>B</sub>; //1 x DMA move/DMA transfer

The total number of DMA moves must be defined by the Transfer Reload Value DMA\_CHCFGRz.TREL.

# DMA TC.H007 Selecting the Priority for DMA Channels

All used DMA channels should be configured with the **highest** priority on SPB in respect to other used SPB master agents (CPUs, HSSL, ETH) to enable a robust execution of the configured DMA transactions.

The DMA channels are configured per default with the lowest priority on SPB:

- DMA\_CHCFGRz.DMAPRIO = 00<sub>B</sub> --> maps DMA channel z SPB requests to SPB priority DMAL
- SBCU\_PRIOH.DMAL = 1111<sub>B</sub> --> configures DMAL with the lowest priority on SPB

#### Recommendation

There are several ways to configure used DMA channels with the highest priority on SPB with respect to other SPB master agents. Two examples follow:

#### Example1

Map the used DMA channels to SPB priority DMAH by setting DMA\_CHCFGRz.DMAPRIO =  $11_B$  and keep the configuration of the DMAH priority (SBCU\_PRIOL.DMAH =  $0000_B$ ).



# Example2

Keep the mapping of the used DMA channels to DMAL (DMA\_CHCFGRz.DMAPRIO =  $00_B$ ) and change the priority configuration of DMAL (e.g. set SBCU\_PRIOH.DMAL =  $0001_B$ ).

# Background

The DMA can request for SPB access with three different requests (DMAH, DMAM, DMAL) that are configured with different SPB priorities with respect to the other SPB master agents (CPUx, HSCT, ETH). The priority of the DMA requests DMAH, DMAM and DMAL on the SPB in respect to the priority of other SPB master agents can be configured via the SBCU registers SBCU\_PRIOL / SBCU\_PRIOH.

Each DMA channel z can be configured via DMA\_CHCFGRz.DMAPRIO regarding which of three priorities (DMAH, DMAM or DMAL) it uses for SPB access.

The default configuration of DMA\_CHCFGRz.DMAPRIO =  $00_{B}$ . This means that the channels will request for SPB access with the DMAL priority.

The priority of a DMAL request on SPB is configured per default with the lowest priority (SBCU\_PRIOH.DMAL =  $1111_B$ ).

# DMA\_TC.H008 Transaction Request State

The DMA Transaction Request State bit DMA\_TSRz.CH is cleared when the DMA transfer starts (RROAT =  $0_B$ ) or at the end of a DMA transaction (RROAT =  $1_B$ ).

Figure "Channel Request Control" and RROAT bit field description of register DMA\_MExCHCR in chapter "Register Description" of the User's Manual are wrong.

# DMA\_TC.H009 Resetting Bits ICH and IPM in register CHCSRz

The Clear Interrupt from Channel bit (CICH) is accessible via the DMA channel CHCSR register.



The AURIX<sup>™</sup> TC2xx User Manuals are incorrect with respect to the following statement:

• The DMA channel DMA\_CHCSRz ICH and IPM bit field description states: "is reset by software when writing a 1 to ADICRz.CICH".

#### Correction

The text should read:
 "is reset by software when writing a 1 to CHCSRz.CICH".

# <u>DMA\_TC.H010</u> Calculation of DMA Address Checksum for DMA read moves to Cacheable Addresses

The DMA Move Engine (ME) stores the DMA read move data in eight 32-bit read registers. If a DMA read move is to a cached address (Segment 8 or 9), the ME shall translate the DMA read move access to the on chip bus into an SRI BTR4 access to a 32-byte aligned address. The DMA shall calculate the DMA address checksum from the on chip bus address i.e. the 32-byte aligned address. The DMA shall store the DMA address checksum in the SDCRCR.

#### Recommendation

If an expected DMA address checksum is pre-calculated to test the DMA address generation, the user shall take note of the address translation to 32byte aligned addresses when calculating the expected DMA address checksum from a cacheable DMA source address.

Alternatively, DMA read moves should be performed to non-cacheable source addresses (segments A and B).

#### DMA\_TC.H011 DMA\_ADICRz.SHCT - Reserved Values

The DMA channel shadow control bit field DMA\_ADICRz.SHCT controls the function of the shadow address register. If software programs a reserved value in DMA\_ADICRz.SHCT, the DMA may deadlock the operation of the DMA.

Therefore, software shall not program DMA\_ADICRz.SHCT with the following reserved values:

TC22x/TC21x, ES-AC, AC



- 0011<sub>B</sub> Reserved
- 0100<sub>B</sub> Reserved
- 0111<sub>B</sub> Reserved.

# DMA\_TC.H012 TCS Update in Halt State

If a DMA channel is in halt state,

- The DMA shall stop performing DMA moves to the destination location.
- Software may perform a background test on the destination location.
- Software may modify the DMA channel Transaction Control Set (TCS).

#### Recommendation

If software modifies the DMA channel TCS, software shall only modify the DMA channel source address (DMA\_SADRz.SDAR) and the DMA channel destination address (DMA\_DADRz.DADR).

# DMA\_TC.H013 MExSR.WS and MExSR.RS Status Bits

As documented in the User's Manual, the Move Engine (ME) status bits RS/WS in register MExSR are set when the ME is performing a read move or DMA write move. This means:

- MExSR.RS = 1<sub>B</sub> when the ME is performing a DMA read move for the active DMA channel.
- MExSR.WS = 1<sub>B</sub> when the ME is performing a DMA write move for the active DMA channel.

It should be noted that the setting of these bits is not restricted to DMA read move and DMA write move. Additionally the status bits may be set when the ME is performing other operations:

- MExSR.RS = 1<sub>B</sub> when the ME is loading a new Transaction Control Set in a linked list.
- MExSR.WS =  $1_B$  when the ME is writing a DMA timestamp.



Note: The additional setting of the ME status bits may be observed when debugging the operation of the DMA. There is no effect on the operation of the DMA.

# DMA\_TC.H016 DMARAM ECC Error Disable

If software disables SPB bus errors caused by DMARAM ECC errors (DMA\_MEMCON.ERRDIS =  $1_B$ ), the DMA will not correctly acknowledge a Read Modify Write (RMW) access on the SPB bus.

#### Recommendation

The application software must always enable the reporting of SPB errors (DMA\_MEMCON.ERRDIS =  $0_B$ ; default after reset).

#### DMA\_TC.H017 DMA Channel Request Control - Documentation Update

The following text (located below figure "Channel Request Control" in section "DMA Channel Request Control" of the DMA chapter in the User's Manual):

"If CHCFGRz.PRSEL = 1 in the current DMA channel z can bypass the ICU and trigger a DMA hardware request in the next lower DMA channel z-1. The latency to service a DMA channel z-1 request is reduced. DMA channel z interrupt service requests are disabled."

#### should read as:

"If DMA\_CHCFGRz.PRSEL = 1 **is selected** in the current DMA channel z, **a DMA channel trigger** can bypass the ICU and trigger a DMA hardware request in the next lower DMA channel z-1. The latency to service a DMA channel z-1 request is reduced. DMA channel z interrupt service requests are disabled."

# DTS\_TC.H001 Update of Bit DTSSTAT.BUSY

The following statement in the description of bit BUSY in register DTSSTAT in the SCU chapter "Die Temperature Measurement" is incorrect:

Note: This bit is updated 2 cycles after bit DTSCON.START is set.



# Correction

The correct description is as follows:

Note: This bit is updated 7 cycles after bit DTSCON.START is set.

# ENDINIT TC.H001 Endinit Protection for Registers KRST0, KRST1, KRSTCLR

The access protection symbol 'E' to indicate Endinit-protection is missing in column "Access Mode - Write" in table "Register Overview" in the User's Manual for the following registers:

• KRST0, KRST1, KRSTCLR

of the following modules (if implemented):

• E-Ray, ETH, PSI5.

# FLASH\_TC.H007 Advice for using Suspend and Resume

As documented in the User's Manual section "Operation Suspend and Resume", an operation is suspended by writing '1' to MARD.SPND. The Flash operation stops when it reaches an interruptible state. After that the flag FSR.SPND is set and BUSY is cleared.

The 1-to-0 transition of MARD.SPND alone is not indicating if the suspend request has been executed and the Flash can accept a new command. The BUSY flags have to be checked to determine if the Flash is still busy with the current operation. Only after the 1-to-0 transition of the BUSY flags the flag FSR.SPND indicates if the operation has finished or if it is in suspended state.

The following recipe describes the best practice for using suspend and resume.

#### Suspending an Erase Operation

In case of a request for suspending an ongoing erase operation:

As documented in the User's Manual: Please ensure that between start or resume of an erase process and the suspend request normally at least ~1 ms erase time can pass.



- Check if the corresponding BUSY flag has already cleared. If yes, no suspend is necessary.
- Request the suspend with control flag MARD.SPND =  $1_{B}$ .
- Wait until the BUSY flag clears.
- After that check FSR.SPND. If this is 1<sub>B</sub> then the operation was suspended and needs to be resumed later. If this is 0<sub>B</sub> the operation has already finished, therefore no resume is necessary.
- Now new Flash operations are allowed with the restrictions documented in User's Manual section "Operation Suspend and Resume".

Note for PFlash erase operations in bank x that PxBUSY and D0BUSY are set at the beginning. The D0BUSY is cleared early after updating the Erase Counters, and PxBUSY is cleared when the erase operation has finished. Therefore, for PFlash the PxBUSY flag has to be used. (Polling for PxBUSY and DxBUSY can be a generic solution for suspend sequences before checking the SPND state.) Interrupt driven software receives two interrupts!

# Resuming a Suspended Erase Operation

The resume of the suspended erase operation is done in these steps:

- Resume the operation with the command sequence "Resume Prog/Erase".
- Wait until FSR.SPND is 0<sub>B</sub>.
- After that wait for the end of the operation signalled by BUSY going to 0<sub>B</sub>.

# Suspending a Program Operation

In case of a request for suspending an ongoing programming operation:

- Request the suspend with control flag MARD.SPND =  $1_{B}$ .
- Wait until the BUSY flag clears.
- After that check FSR.SPND. If this is 1<sub>B</sub> then the operation was suspended and needs to be resumed later. If this is 0<sub>B</sub> the operation has already finished, therefore no resume is necessary.
- Now new Flash operations are allowed with the restrictions documented in User's Manual section "Operation Suspend and Resume".

# Resuming a Suspended Program Operation

The resume of the suspended programming operation is done in these steps:



- Resume the operation with the command sequence "Resume Prog/Erase".
- Wait until FSR.SPND is 0<sub>B</sub>.
- After that wait for the end of the operation signalled by BUSY going to 0<sub>B</sub>.

# FLASH\_TC.H008 Understanding Flash Retention/Endurance Figures in the Data Sheet

Flash retention/endurance is documented in the Data Sheet by the following parameters

- Program Flash Retention Time t<sub>RFT</sub> for PFlash,
- UCB Retention Time t<sub>RTU</sub> for the UCBs,
- Data Flash Endurance per EEPROMx sector N<sub>E EEP10</sub> for DFlash0,
- Data Flash Endurance per HSMx sector N<sub>E HSM</sub> for DFlash1 (if available).

#### Retention

To emphasize the importance of retention, the PFlash and UCB parameters are described as retention time under the condition of a maximum number of cycles.

The value "Min. x years" has to be interpreted as: the data retention is at least x years, i.e. x years or longer after the last programming data stays readable.

The condition "Max. y erase/program cycles" means: this data retention figure is valid if there were not more than y erase/program cycles.

# Endurance

For the DFlash the endurance is most important, therefore as parameter the number of cycles under the condition of the retention is given.

The value "Min. x cycles" has to be interpreted as: at least x cycles can be applied.

The condition "Max. data retention time y years" means: this endurance figure is valid if the expected data retention after the last programming is maximum y years.

Note: As general remark, these figures are only valid if the parameters given in the Data Sheet are adhered to in their entirety.



# FPI\_TC.H002 Write Access to Register ACCEN1

The ACCEN1 (Access Enable Register 1) registers in the AURIX<sup>™</sup> devices are reserved for future expansion. The bits in the ACCEN1 registers are described as "Reserved", read-only. There is no need for software to configure (write to) the ACCEN1 registers.

Note: For a write access to the ACCEN1 registers in the following modules, a bus error will be generated: MTU, SMU, ETH, I2C, FFT, CIF.

#### <u>GPT12\_TC.H001</u> Timer T5 Run Bit T5R - Documentation Correction

In the current version of the User's Manual, the lines for  $T5R=0_B$  and  $T5R=1_B$  in the register description of the Timer T5 Run Bit (T5R) erroneously have been swapped.

#### Correction

The correct behavior of bit T5R is as shown in **Table 20**:  $T5R=0_B$  (Timer T5 stops; default after reset),  $T5R=1_B$  (Timer T5 runs).

Field	Bits	Туре	Description
T5R	6	rw	Timer T5 Run Bit
			0 <sub>B</sub> Timer T5 <b>stops</b>
			1 <sub>B</sub> Timer T5 <b>runs</b>
			Note: This bit only controls timer T5 if bit $T5RC = 0$ .

Table 20         Timer T5 Control Register T5CON, Bit T5R - Correction
--

#### <u>GTM\_TC.H004</u> Correction to Bit Fields GTM\_TIMi\_IN\_SRC.VAL\_x

In the description of bit field VAL\_0 in register GTM\_TIMi\_IN\_SRC in the User's Manual, the encoding  $01_B$  was erroneously repeated while  $10_B$  and  $11_B$  were missing.



The correct description is included in the following **Table 21**. As the description of bit fields VAL\_x, x>0 refers to VAL\_0, this description is valid for all VAL\_x bit fields in register GTM\_TIM0\_IN\_SRC.

# Table 21 Corrected Description of Bit Field VAL\_0 in Register GTM\_TIM0\_IN\_SRC

Field	Bits	Туре	Description
VAL_0	[1:0]	rw	Value to be fed to Channel 0
			00 <sub>B</sub> Input signal 0 (ignore write access)
			01 <sub>B</sub> Input signal is set to 0
			10 <sub>B</sub> Input signal is set to 1
			11 <sub>B</sub> Input signal 1 (ignore write access)

# <u>GTM\_TC.H005</u> External Capture in TIM Pulse Integration Mode (TPIM)

In table "TIM integration Mode" in section "External Capture in TIM Pulse Integration Mode (TPIM)" of the GTM chapter in the User's Manual, the information that CNT is cleared upon external capture is missing in column "Action description".

The corrected Table 22 is shown below:

Inputsignal F_OUTx	selected CMU clock	External capture	ISL	DSL	Action description
0	1	0	-	0	CNT++
1	1	0	-	0	no
1	1	0	-	1	CNT++
0	1	0	-	1	no
-	-	rising edge	-	-	do GPRx capture; issue NEWVAL_IRQ; <b>CNT = 0</b>
-	0	0	-	-	no

#### Table 22 TIM integration Mode



# GTM\_TC.H007 GTM to CAN Timer Triggers

The CAN transmit trigger inputs of the individual CAN nodes are connected to GTM trigger outputs as specified in table "CAN Transmit Trigger Inputs" in the MultiCAN+ chapter of the User's Manual.

The corresponding GTM TOM/ATOM channel is selected in register GTM\_CANOUTSEL as specified in tables "CAN Timer Triggers" in the GTM chapter. Note that not all specified SELx bit fields in register CANOUTSEL are used for trigger selection.

The following GTM to CAN connections are implemented:

CAN Node	GTM Trigger Selection via Bit Field
CAN Node 0	CANOUTSEL.SEL0
CAN Node 1	CANOUTSEL.SEL1
CAN Node 2	CANOUTSEL.SEL2

Table 23GTM to CAN Connections in TC22x/TC21x

# <u>GTM\_TC.H009</u> TIM0 Channel x Input Selection - Mapping for QFP-80 and QFP-100 Packages

Basically, the mapping of TIM0 input channels to port pins follows a strict family concept: functions available in a lower pin-count package are located on the same port pin in the next higher pin-count package.

In tables "TIM 0 Mapping for QFP-80" and "TIM 0 Mapping for QFP-100" in chapter "Port to GTM Control Registers" of the GTM chapter in the User's Manual, some rows are incorrect. The following **Table 24** and **Table 25** show the corresponding corrections.

Note: Table "TIM 0 Mapping for QFP-144/BGA-292" in the User's Manual is correct, as well as the tables in chapter "Port Connections" of the GTM chapter, and the GTM connections listed in the Data Sheet.



#### Recommendation

For the correct port connections on QFP-80 and QFP-100 packages, use tables "GTM to Port Mapping for QFP-80" and "GTM to Port Mapping for QFP-100" in chapter "Port Connections" of the GTM chapter, or the Data Sheet.

#### Corrections

The following **Table 24** and **Table 25** show the **corrected** rows of tables "TIM 0 Mapping for QFP-80" and "TIM 0 Mapping for QFP-100".

Note: Connections for CHxSEL encodings not listed in **Table 24** or **Table 25** are correctly printed in the corresponding tables in the User's Manual.

Field CHxSEL	QFP-80: Pad / Input	Name	
CH0SEL			
0100 <sub>B</sub>	Reserved	-	
0101 <sub>B</sub>	Reserved	-	
0111 <sub>B</sub>	Reserved	TIN53	
1000 <sub>B</sub>	Reserved	-	
1011 <sub>B</sub>	P02.8	TIN8	
1100 <sub>B</sub>	Reserved	-	
CH1SEL			
0011 <sub>B</sub>	Reserved	-	
0100 <sub>B</sub>	P14.6	TIN86	
0101 <sub>B</sub>	Reserved	-	
0110 <sub>B</sub>	Reserved	TIN54	
1000 <sub>B</sub>	P33.5	TIN27	
CH2SEL			
0001 <sub>B</sub>	Reserved	-	
0011 <sub>B</sub>	Reserved	-	

#### Table 24 Corrections to Table "TIM 0 Mapping for QFP-80"



# Table 24 Corrections to Table "TIM 0 Mapping for QFP-80" (cont'd)

Field CHxSEL	QFP-80: Pad / Input	Name
0100 <sub>B</sub>	P10.5	TIN107
0101 <sub>B</sub>	Reserved	-
0110 <sub>B</sub>	Reserved	-
1000 <sub>B</sub>	Reserved	-
1001 <sub>B</sub>	P33.6	TIN28
CH3SEL		
0001 <sub>B</sub>	Reserved	-
0011 <sub>B</sub>	Reserved	-
0100 <sub>B</sub>	P10.6	TIN108
0110 <sub>B</sub>	Reserved	-
1001 <sub>B</sub>	P33.7	TIN29
CH4SEL		
0010 <sub>B</sub>	Reserved	-
0100 <sub>B</sub>	Reserved	-
0101 <sub>B</sub>	Reserved	-
CH5SEL		
0011 <sub>B</sub>	Reserved	-
0100 <sub>B</sub>	Reserved	-
0110 <sub>B</sub>	Reserved	-
CH6SEL		
0100 <sub>B</sub>	P23.1	TIN42
0101 <sub>B</sub>	Reserved	-
0110 <sub>B</sub>	Reserved	-
CH7SEL		



#### Table 24 Corrections to Table "TIM 0 Mapping for QFP-80" (cont'd)

Field CHxSEL	QFP-80: Pad / Input	Name
0010 <sub>B</sub>	P14.4	TIN84
0011 <sub>B</sub>	P20.8	TIN64
0100 <sub>B</sub>	Reserved	-
0101 <sub>B</sub>	Reserved	-
0110 <sub>B</sub>	Reserved	-

#### Table 25 Corrections to Table "TIM 0 Mapping for QFP-100"

Field CHxSEL	QFP-100: Pad / Input	Name	
CH0SEL			
0001 <sub>B</sub>	Reserved	-	
1010 <sub>B</sub>	Reserved	-	
1100 <sub>B</sub>	Reserved	-	
CH2SEL			
1000 <sub>B</sub>	Reserved	-	
CH4SEL			
1001 <sub>B</sub>	Reserved	-	
1010 <sub>B</sub>	Reserved	-	

# <u>GTM\_TC.H011</u> First CM0 updates in case of SR0=1 and (A)TOM used as Triggered Channel

In case the CM0 register should be updated from the shadow register with 1, the Force Update mechanism (FUPD(x) signal) has to be enabled on the (A)TOM channel. Otherwise the first edge triggered from CM0 will not be generated after 1 appears in CM0.



**Errata Sheet** 

#### **Application Hints**

### <u>GTM\_TC.H014</u> Synchronous Bridge Mode Restrictions

The reset value for register GTM\_BRIDGE\_MODE is specified as  $0400\ 1001_{H}$ , and should never be changed according to the User's Manual, i.e. the AEI bridge should always operate in async\_bridge mode.

#### Exception

In order to improve access latency, operation in synchronous bridge mode is possible if it is ensured that the SPB frequency is identical to the GTM frequency:

• f<sub>SPB</sub> == f<sub>GTM</sub>

Sequence to configure the bridge in synchronous mode (pseudocode):

```
/* ensure that no data are read or written in the GTM */
if(fSPB == fGTM)
{
GTM_BRIDGE_MODE = 0x04011000; /* switch to sync mode, reset
bridge*/
while(GTM_BRIDGE_MODE & 0x100) /* wait till mode change
completed */
;
}
else
;
```

#### GTM TC.H015 Register TIMi\_CHx\_CTRL - Correction to Register Image

The register image of register TIMi\_CHx\_CTRL (i=0) erroneously shows bit 19 as "Reserved" with type "r" (read only).

#### Correction

Actually, bit 19 has type "rw" and is correctly described in the register table as copied from the User's Manual in **Table 26** below:



**Errata Sheet** 

#### **Application Hints**

Field	Bits	Туре	Description	
EXT_CAP_EN	19	rw	Enables external capture mode	
			The selected TIM mode is only sensitive to external capture pulses, the input event changes are ignored	
			0 <sub>B</sub> External capture disabled	
			1 <sub>B</sub> External capture enabled	

### GTM TC.H020 GTM can cause unintended bus errors after enabling when SPB or GTM frequency is very low

When the SPB frequency is low compared to the CPU frequency, or the GTM frequency is low compared to the SPB frequency, the GTM can cause an FPI bus error when it is accessed too early after being enabled.

#### Recommendation

To avoid an FPI bus error, after enabling the GTM via the DISR bit in register CLC, a time delay of 10 SPB clock cycles and 10 GTM clock cycles must be inserted before accessing any GTM kernel register.

#### INT TC.H004 Corrections to the Interrupt Router Documentation

The following corrections apply to chapter "Interrupt Router (IR)" of the TC21x/TC22x/TX23x Family User's Manual:

Figure "Block Diagram of the TC21x/TC22x/TC23x Interrupt System" erroneously shows ICU3 related to DMA.

#### Correction:

- Only ICU0 and ICU1 are implemented, with ICU1 related to the DMA.


Table "Registers Overview - System, OTGM and ICU Control Registers" erroneously shows ICU1 registers INT\_LWSR1, INT\_LASR1, INT\_ECR1 related to CPU1.

- Correction:
  - Registers INT\_LWSR1, INT\_LASR1, INT\_ECR1 are related to the DMA.

# <u>INT\_TC.H005</u> SRN Index Numbers for TC22x/TC21x - Documentation Update

The Service Request Node (SRN) Index Numbers listed in table "Registers Overview - Service Request Control Registers" in the Interrupt Router chapter of the User's Manual only apply to TC23x.

For TC22x/TC21x, the SRN Index Numbers are listed in the table below. These numbers may be used to identify service request sources e.g. for debugging purposes.

Short Name	Module	Description	Index Nr.
SRC_CPU0SBSRC	CPU0	CPU 0 Software Breakpoint Service Request	0
	-	Reserved	-
SRC_BCUSPBSBSRC	BCU	Bus Control Unit SPB Service Request	1
-	-	Reserved	-
SRC_XBARSRC	XBAR_SRI	XBAR_SRI Service Request	2
-	-	Reserved	-
SRC_CERBERUSm	CERBERUS	Cerberus Service Request m (m = 0-1)	3 + m
-	-	Reserved	-



Short Name	Module	Description	Index Nr.
SRC_ASCLINmTX	ASCLINm	ASCLIN m Transmit Service Request (m = 0-1)	5 + m*3
SRC_ASCLINmRX	ASCLINm	ASCLIN m Receive Service Request (m = 0-1)	6 + m*3
SRC_ASCLINmEX	ASCLINm	ASCLIN m Error Service Request (m = 0-1)	7 + m*3
-	-	Reserved	-
SRC_QSPImTX	QSPIm	QSPI m Transmit Service Request (m = 0-3	11 + m*6
SRC_QSPImRX QSPIm		QSPI m Receive Service Request (m = 0-3)	12 + m*6
SRC_QSPIMERR QSPIm		QSPI m Error Service Request (m = 0-3)	13 + m*6
SRC_QSPImPT QSPIm		QSPI m Phase Transition Service Request (m = 0-3)	14 + m*6
SRC_RESERVED1m	RESERVED	Reserved Service Request 1m (m = 0-1)	15 + m*6
SRC_QSPImHC	QSPIm	QSPI m High Speed Capture Service Request (m = 2-3)	15 + m*6



Short Name	Module	Description	Index Nr.
SRC_QSPImU	QSPIm	QSPI m User Defined Service Request (m = 0-3)	16 + m*6
-	-	Reserved	-
SRC_SENTm	SENT	SENT TRIGm Service Request (m = 0-3)	35 + m
-	-	Reserved	-
SRC_CCU6mSR0	CCU6m	CCU6 m Service Request 0 (m = 0-1)	39 + m*4
SRC_CCU6mSR1	CCU6m	CCU6 m Service Request 1 (m = 0-1)	40 + m*4
SRC_CCU6mSR2	CCU6m	CCU6 m Service Request 2 (m = 0-1)	41 + m*4
SRC_CCU6mSR3	CCU6m	CCU6 m Service Request 3 (m = 0-1)	42 + m*4
SRC_GPT120CIRQ	GPT120	GPT120 CAPREL Service Request	47
SRC_GPT120T2 GPT120		GPT120 T2 Overflow/Underflow Service Request	48
SRC_GPT120T3	GPT120	GPT120 T3 Overflow/Underflow Service Request	49
SRC_GPT120T4	GPT120	GPT120 T4 Overflow/Underflow Service Request	50



Short Name	Module	Description	Index Nr.
SRC_GPT120T5	GPT120	GPT120 T5 Overflow/Underflow Service Request	51
SRC_GPT120T6	GPT120	GPT120 T6 Overflow/Underflow Service Request	52
SRC_STM0SR0	STM0	System Timer 0 Service Request 0	53
SRC_STM0SR1	STM0	System Timer 0 Service Request 1	54
-	-	Reserved	-
SRC_DMAERR	DMA	DMA Error Service Request	55
-	-	Reserved	-
SRC_DMACHm	DMA	DMA Channel m Service Request (m = 0-15)	56 + m
-	-	Reserved	-
SRC_CANINTm	MCAN	MultiCAN Service Request m (m = 0-15)	72 + m
-	-	Reserved	-
SRC_VADCG0SRm	VADC	VADC Group 0 Service Request m (m = 0-3)	88 + m
SRC_VADCG1SRm	VADC	VADC Group 1 Service Request m (m = 0-3)	92 + m



Short Name	Module	Description	Index Nr.
-	-	Reserved	-
SRC_VADCCG0SRm	VADC	VADC Common Group 0 Service Request m (m = 0-3)	96 + m
-	-	Reserved	-
SRC_PMU00	PMU0	PMU 0 Service Request 0	100
SRC_PMU01	PMU0	PMU 0 Service Request 1	101
-	-	Reserved	-
SRC_SCUDTS	SCU	SCU DTS Busy Service Request	102
SRC_SCUERUm	SCU	SCU ERU Service Request x (m = 0-3)	103 + m
-	-	Reserved	-
SRC_SMUm	SMU	SMU Service Request m (m = 0-2)	107+ m
-	-	Reserved	-
SRC_EVRWUT	EVR	EVR Wake Up Timer Service Request	110
SRC_SCDC	EVR	EVR Service Request	111
-	-	Reserved	-
SRC_GPSR0m	IR	General Purpose Service Request 0 m (m = 0-3)	112 + m
-	-	Reserved	-
SRC_GTMAEIIRQ	GTM	AEI Shared Service Request	116
-	-	Reserved	-
SRC_GTMERR	GTM	Error Service Request	117
-	-	Reserved	-



# Table 27 Registers Overview - Service Request Control Registers for TC22x/TC21x - Updated Index Numbers (cont'd)

Short Name	Module	Description	Index Nr.
SRC_GTMTIM0m	GTM	TIM0 Shared Service Request m (m = 0-7)	118 + m
-	-	Reserved	-
SRC_GTMTOM0m	GTM	TOM0 Shared Service Request m (m = 0-7)	126+ m
SRC_GTMTOM1m	GTM	TOM1 Shared Service Request m (m = 0-7)	134 + m
-	-	Reserved	-

# <u>IOM\_TC.H001</u> How to clear the IOM\_LAMEWCm register

The Logic Analyzer Module Event Window Count Status register IOM\_LAMEWCm stores the window count value reached prior to being cleared in the LAM block once an event has been generated.

Writing to IOM\_LAMEWCm by software will result in a bus error.

The IOM\_LAMEWCm register can be reset (cleared) by software with a write to the IOM\_LAMCFGm or IOM\_LAMEWSm registers, e.g. by writing the same configuration data that have been read to either of these registers.

Note: The clock divider should be set to IOM\_CLC.RMC = 1 when configuring the IOM (see issue IOM\_TC.004 "Write to IOM register space when IOM\_CLC.RMC > 1").

# IOM\_TC.H002 IOM Clock Control

Contrary to the named clocks given within the subsections of the IOM chapter, the entire IOM operates at the higher of the SPB or GTM clock frequencies. This



may be further divided via the RMC bit field of the IOM\_CLC register, where the physical RMC value represents the divisor. For example, RMC =  $0000001_B$  divides clock by 1, RMC =  $0000001_B$  divides clock by 2, and so on. Note that RMC =  $0000000_B$  disables the clock.

See also the following revised description of the IOM\_CLC register.

# IOM Clock Control Register (IOM\_CLC)

The Clock Control Register CLC allows the programmer to adapt the functionality and power consumption of the module to the requirements of the application. The description below shows the clock control register functionality which is implemented in the BPI\_FPI for the module. Where a module kernel is connected to the CLC clock control interface, CLC controls the  $f_{IOM}$  module clock signal, sleep mode and disable mode for the module.

(	,	
Bits	Туре	Description
0	rw	Module Disable Request Bit
		Used for enable/disable control of the module.
		0 <sub>B</sub> Module disable is not requested
		1 <sub>B</sub> Module disable is requested
1	rh	Module Disable Status Bit
		Bit indicates the current status of the module.
		0 <sub>B</sub> Module is enabled
		1 <sub>B</sub> Module is disabled
2	rw	Reserved
		Read as 0; should be written with 0.
3	rw	Sleep Mode Enable Control
		Used to control module's sleep mode.
		0 <sub>B</sub> Sleep mode request is regarded. Module is
		enabled to go into Sleep Mode.
		1 <sub>B</sub> Sleep mode request is disregarded. Sleep Mode
		cannot be entered upon a request.
	Bits         0           1         2	0 rw 1 rh 2 rw

# Table 28 Description of Fields in IOM Clock Control Register (IOM\_CLC)



**Errata Sheet** 

**Application Hints** 

# Table 28 Description of Fields in IOM Clock Control Register (IOM\_CLC) (cont'd)

(				
Field	Bits	Туре	Description	
RMC	[15:8]	rw	$\label{eq:constraint} \begin{array}{l} \textbf{Clock Divider Value in Run Mode} \\ 00000000_{B} \text{ No clock signal } f_{IOM} \text{ generated (default after reset)} \\ 00000001_{B} \text{ Clock } f_{IOM} = \max (f_{SPB}, f_{GTM}) \text{ selected} \\ 00000010_{B} \text{ Clock } f_{IOM} = \max (f_{SPB}, f_{GTM})/2 \text{ selected} \\ 00000011_{B} \text{ Clock } f_{IOM} = \max (f_{SPB}, f_{GTM})/3 \text{ selected} \\ \\ \\ \\ \\ \\ \\ 1111111_{B} \text{ Clock } f_{IOM} = \max (f_{SPB}, f_{GTM})/255 \text{ selected} \end{array}$	
0	[31:16], [7:4]	r	<b>Reserved</b> Read as 0; should be written with 0.	

# IOM\_TC.H003 Configuration of LAMCFG.IVW and LAMEWS.THR

As shown in figure "Logic Analyzer Module (LAM) block diagram" in the IOM chapter of the User's Manual, an EVENT will be generated if the required edge is detected and the XOR between the Event Window value and the invert bit (LAMCFG.IVW) is 1.

When the edge to be detected arrives at LAMEWSn.THR value of the counter, the EVENT will be generated depending on LAMCFG.IVW value:

- If LAMCFG.IVW==0 event will be generated,
- if LAMCFG.IVW==1 event will not be generated.

Taking this behavior into account, the description of the LAMCFG.IVW and/or LAMEWS.THR configuration in examples 2, 4, 5 and 6 of section "Example Monitor/Safety Measures" is misleading.

# Correction

The corrected description, including the case "equal to", is as follows (only modified lines are printed):



## Example 2 - Pulse or duty cycle too long

LAMCFG.IVW: 0x0 ; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMEWS.THR: select appropriate threshold (maximum duty cycle length required. If duty cycle is longer than this value then an event will be triggered).

### Example 4 - Period too long

LAMCFG.IVW: 0x0 ; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMEWS.THR: select appropriate threshold (maximum period length required. If period is longer than this value then an event will be triggered).

# Example 5 - Diagnosis of Command and Feedback - acceptable propagation window and/or signal consistency check

LAMCFG.IVW: 0x0 ; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMCFG.THR: set to max delay allowed (if the delay between corresponding edges of reference and monitor signals is longer than this value, the event will be triggered).

### Example 6 - Diagnosis of Set-up and Hold times

### - Example settings for LAM block registers for Set-up

LAMCFG.IVW: 0x0 ; don't invert window, capture events when the counter is **equal or** above the threshold.

### - Example settings for LAM block registers for Hold

LAMCFG.IVR: **0x1**; invert reference signal (use for gating).

LAMCFG.THR: Acceptable Hold (ref Threshold 2 on waveforms shown, changes in monitor signal will generate an alarm if they occur inside the "THR" cycles after a falling edge in the reference signal).



**Errata Sheet** 

#### **Application Hints**

## IOM\_TC.H004 Behavior of LAMEWCn.CNT when LAMEWSn.THR is 0

When LAMEWSn.THR is set to 0, no event will be sent from the Logic Analyzer Module (LAM) to the Event Combiner Module (ECM) and no ALARM towards the SMU will be generated.

The rest of the effects derived from the cause generating the event inside the LAM will be maintained, for instance copying the counter to LAMEWCn.CNT (this means LAMEWCn.CNT also may change when LAMEWSn.THR is 0).

## IOM\_TC.H006 ACCEN\* Protection for Write Access to IOM Registers

The access protection symbol 'P' to indicate protection by the ACCEN\* register mechanism is missing in column "Access Mode - Write" in table "Register Overview" in the User's Manual for IOM registers with an offset address  $\ge 30_{\text{H}}$ . Actually, these registers have write access attributes 'U,SV,P'.

#### Exception

In this design step, a write access to register LAMEWCm will result in a bus error, as correctly reflected by symbol 'BE' in column "Access Mode - Write" in table "Register Overview" in the User's Manual.

### IOM\_TC.H007 Write Access to FPCESR

The Filter and Prescaler Edge Status Register FPCESR stores the state of detected rising and falling edges from each of the Filter and Prescaler Channels k (k = 0..15).

The flags in this register can be selectively cleared by writing a 0 in the respective bitfield.

However, writing to register FPCESR with a sub-word granularity (e.g. byte or half-word) leads to undefined behavior.

### Recommendation

Individual bits for channel k in FPCESR are cleared with a write to the control register (FPCCTRk) or timer register (FPCTIMk).



Writing to FPCESR directly shall be done always to the whole register (32-bit writes), with bits that should not be modified set to  $1_B$ .

In particular, LDMST or SWAPMSK.W should be used only with bit mask enabled for all 'rwh' bits in register FPCESR.

## MTU\_TC.H003 AURIX™ Memory Tests using the MTU

The use of destructive tests such as March-U and Checkerboard etc. in conjunction with FAILDMP mode to get detailed failure information (errors, fail addresses) will cause the SRAM redundancy information to be overwritten.

Therefore, the MTU/MBIST module effectively only supports the Non-Destructive Inversion Test (NDIT).

#### Recommendation

To avoid overwriting the SRAM redundancy information, only use Non-Destructive Inversion Test. In this case, failure is detected by ECC and the detailed information can be obtained from ETRR and ECCD registers.

Refer to the latest version of Application Note AP32197 "AURIX™ Memory Tests using the MTU" for more details on MTU/MBIST usage and fault coverage.

### <u>MTU\_TC.H004</u> Handling the Error Tracking Registers ETRR

CPU and on-chip peripheral SRAMs are capable of detecting errors and generating SMU alarms for correctable, uncorrectable, and address errors. The failing addresses are stored in Error Tracking Registers (ETRR), and the corresponding indicator (CERR/UERR/AERR and SERR) and valid bits (VAL) are set in the Memory ECC Detection Register (ECCD). Only new errors will be considered, i.e. errors at already stored addresses will be ignored. In case the maximum number of ETRR for a memory is used up and a new error occurs, the error overflow bit ECCD.EOV is set, and the corresponding "address buffer overflow" SMU alarm is generated. For peripheral SRAMs, the second error will cause a buffer overflow, and for CPU SRAMs, up to five errors can be registered before the buffer overflow alarm is triggered.



Bit ECCD.TRC (Tracking Clear) allows to clear the EOV and VAL bits in register ECCD and the associated ETRR registers, e.g. in response to a tolerated corrected single bit error.

### Corner Case

If in an exceptional corner case software would set TRC at the same time an error overflow occurs, then the EOV bit is not set, and the SMU alarm is not generated.

#### Recommendation

- It is not necessary to clear the Error Tracking Registers ETRR by software as part of an SRAM error handling concept. For correctable errors, the application software should only react on the address buffer overflow alarm (e.g. with a reset). Single correctable error events may be ignored (within limits) to increase the fault tolerance of the system without impacting the safety.
- If a different concept is used requiring clearing of the ETRR registers by software via ECCD.TRC, make sure that the corresponding SRAM instance is not functionally accessed while the application software writes ECCD.TRC, so that an overflow error cannot be generated during the clear operation.

Information on using the MTU for memory diagnosis is given in Application Note AP32197 "AURIX™ Memory Tests using the MTU".

### MTU\_TC.H005 Handling SRAM Alarms

Alarms are generated for CPU and on-chip peripheral SRAMs when correctable, uncorrectable, and address errors are detected.

The failing addresses are stored in Error Tracking Registers (ETRR), and information on the error type is stored in the Memory ECC Detection Register (ECCD). Only new errors will be considered, i.e. errors at already stored addresses will be ignored. In case the maximum number of ETRR for a memory is used up and a new error occurs, the error overflow bit ECCD.EOV is set, and the corresponding "address buffer overflow" SMU alarm is generated.



For peripheral SRAMs, the second error will cause a buffer overflow, and for CPU SRAMs, up to five errors can be registered before the buffer overflow alarm is triggered.

In addition, traps and bus errors are generated for uncorrectable errors, depending on the bus master and type of access.

## Corner Case

If in an exceptional corner case

- two errors at different locations are present in the same SRAM
- and accesses are made to both locations within a time window of ~ 10 CPU clock cycles,

then the first access to the location with an error will correctly trigger an SMU alarm, while the second access to the other location with an error will not trigger an SMU alarm. In the worst case, a correctable error may thus mask an uncorrectable or address error.

Therefore, this problem is **not** relevant for peripheral SRAMs that only have one ETRR, as the second error will always cause an SMU alarm.

### Recommendations

- As recommended in Application Hint MTU\_TC.H004 (Handling the Error Tracking Registers ETRR), for correctable errors, the application software should only react on the address buffer overflow alarm (e.g. with a reset). Single correctable error events may be ignored (within limits) to increase the fault tolerance of the system without impacting the safety.
- In case an uncorrectable error for a CPU SRAM would neither generate an "address buffer overflow" nor an "uncorrectable" or "address error" SMU alarm, the error handling (typically resulting in a reset) should be performed in the corresponding trap routine.
- In particular for EMEM or FFT SRAMs used in Emulation, ADAS or Extended SRAM devices of the AURIX<sup>™</sup> family, a workaround is possible by triggering a correctable error before application startup. This would result in the ECCD.CERR bit of the corresponding MBIST to be set. Any future

Note: In case the second error would result in an address buffer overflow, the corresponding bit ECCD.EOV is set and the "address buffer overflow" SMU alarm is correctly generated.



correctable alarms will not be forwarded<sup>1)</sup> and this issue can be avoided completely.

# MTU TC.H006 Alarm Propagation to SMU via Error Flags in MCx\_ECCD

Upon any correctable, un-correctable or address error alarm in an SRAM, the corresponding error flags (CERR, UERR or AERR bits) in the MCx\_ECCD register are set, and the corresponding alarm is forwarded to the SMU.

However, in case these bits are set to  $1_B$ , and a further error of the same type occurs, then the corresponding alarm is no longer forwarded to the SMU.

If in a corner case software writes to Mx\_ECCD in the same cycle where an error event would set one of the CERR, UERR or AERR bits from  $0_B$  to  $1_B$ , the software write has priority and the status flags remain at  $0_B$ . In this case, however, the alarm is correctly propagated to the SMU.

Note: This behavior does not endanger the concept recommended in Application Hints MTU\_TC.H004 and MTU\_TC.H005 (ignore correctable errors, react on first uncorrectable/address error/buffer overflow alarm).

# Recommendation

Upon any alarm from an SRAM/MBIST, if a further alarm of the same type is required to be sent to the SMU and processed, then the software shall clear the error flag (CERR, UERR, AERR) in the ECCD register.

The flags can be cleared by writing MCx\_ECCD.CERR (or UERR or AERR, respectively) with  $0_B$ .

# MTU\_TC.H009 Reset Value for Register ECCD

The reset value of the ECC Detection Register ECCD is documented as  $7800_{H}$  in the User's Manual. This is always the case for the SRAMs listed in **Table 29** below (if available in the corresponding product).

<sup>1)</sup> see MTU\_TC.H006 (Alarm Propagation to SMU via Error Flags in MCx\_ECCD)



### Table 29 TC22x/TC21x SRAMs with ECCD Reset Value = 7800<sub>H</sub>

Memory Controller	Associated SRAM
No.	
17	CPU0 PTAG

For other SRAMs the ECCD reset value may either be  $7C00_{H}$  or  $7800_{H}$ .

Bit ECCD.10 is marked as 'Reserved' in the User's Manual:

- When writing to ECCD, bit ECCD.10 should be written as  $0_{\rm B}$ .
- When reading register ECCD, bit ECCD.10 should not be evaluated. Memory errors will be reported by the notification bits CERR, UERR, AERR and EOV in register ECCD.

# MTU TC.H010 Register MCONTROL - Bit Field Res4

The position of the 3-bit field Res4 within register MCONTROL is incorrectly described as [14:10] in the register description of the User's Manual.

The correct position of the 3-bit field Res4 is MCONTROL.[14:12], as shown in the register image in the User's Manual, and in the following **Table 30**:

Field	Bits	Туре	Description
Res	15	r	ReservedRead returns $0_B$ , should be written with $0_B$
Res4	14:12	rw	Reserved Read returns 0x4 Must always be written with 0x4
Res	11:10	r	ReservedRead returns $00_B$ , should be written with $00_B$



# MTU\_TC.H011 Access Protection for Memory Control Registers

The access protection symbol 'P' to indicate Access Enable Register protection is missing in column "Access Mode - Write" in table "Register Overview of each MTU Memory Control register block" of the MTU chapter in the User's Manual.

The MTU Memory Control register block actually has protection via the Access Enable registers (ACCEN0/1).

## MTU TC.H012 Kernel Reset triggers Reset of MBIST Registers

When a kernel reset is executed (via bit RST in registers KRST0/1) for a module equipped with Memory Controllers (MC) for its internal RAMs, also the corresponding MTU Memory Control (MBIST) registers are reset.

#### Recommendation

If required, analyze/save the contents of the MBIST registers before executing a kernel reset.

After a kernel reset, reconfigure the MBIST registers.

### MTU\_TC.H014 Access to SRAM while MTU operations are underway

When MTU operations on the SRAM are underway, the memories cannot be accessed. MTU operations in this context include:

- 1. Running an MBIST test (e.g. Non-destructive test).
- 2. Performing an SRAM initialization using the MTU.
- 3. When an Auto-data-initialization is underway.

During these operations, the SRAM shall not be accessed. If the SRAM is accessed during this time, unexpected behavior may occur (e.g. access timeout).

Cases 1. and 2. are easily identified, i.e. whenever the application has triggered an MBIST test or SRAM initialization.



Case 3. occurs whenever bit field PROCOND.RAMIN is not equal to 0x3. Whenever this is the case in specific MBIST controllers, the SRAM is fully or partially cleared under certain conditions:

- When MTU\_MEMTEST.\*EN bit is enabled or disabled.
- When MTU\_MEMMAP.\*MAP bit is set or cleared (applicable only to cache memories).

This means, when the above mentioned bits are set or cleared, it takes some time (~hundreds of clock cycles) for the associated SRAMs to be (fully or partially) initialized. During this time the SRAM is not accessible.

Affected SRAMs are:

- CPUx DMEM (DSPR+DCACHE)
- CPUx PMEM (PSPR + PCACHE)

# Recommendation

- For all memories, ensure that the SRAM is not accessed when any MTU operation is underway.
- For the specific memories listed above, ensure that the SRAM is not accessed:
  - When setting MTU\_MEMTEST.\*EN bit: as long as MEMSTAT.\*AIU bit is set or as long as the MEMTEST.\*EN bit is not yet set.
  - When clearing MTU\_MEMTEST.\*EN bit: as long as MEMSTAT.\*AIU bit is set or as long as the MEMTEST.\*EN bit is not yet cleared.
  - When setting or clearing MTU\_MEMMAP.\*MAP bit for DMEM/PMEM: as long as MEMSTAT.\*AIU bit is set.

# MultiCAN\_AI.H005 TxD Pulse upon short disable request

If a CAN disable request is set and then canceled in a very short time (one bit time or less) then a dominant transmit pulse may be generated by MultiCAN module, even if the CAN bus is in the idle state.

Example for setup of the CAN disable request:

CAN\_CLC.DISR = 1 and then CAN\_CLC.DISR = 0



### Workaround

Set all INIT bits to 1 before requesting module disable.

## <u>MultiCAN\_AI.H006</u> Time stamp influenced by resynchronization

The time stamp measurement feature is not based on an absolute time measurement, but on actual CAN bit times which are subject to the CAN resynchronization during CAN bus operation. The time stamp value merely indicates the number of elapsed actual bit times. Those actual bit times can be shorter or longer than nominal bit time length due to the CAN resynchronization events.

#### Workaround

None.

# MultiCAN\_AI.H007 Alert Interrupt Behavior in case of Bus-Off

The MultiCAN module shows the following behavior in case of a bus-off status:



### Figure 4 Alert Interrupt Behavior in case of Bus-Off

When the threshold for error warning (EWRN) is reached (default value of Error Warning Level EWRN = 0x60), then the EWRN interrupt is issued. The bus-off (BOFF) status is reached if TEC > 255 according to CAN specification, changing the MultiCAN module with REC and TEC to the same value 0x1, setting the INIT bit to  $1_B$ , and issuing the BOFF interrupt. The bus-off recovery phase starts automatically. Every time an idle time is seen, REC is incremented. If REC = 0x60, a combined status EWRN+BOFF is reached. The corresponding interrupt can also be seen as a pre-warning interrupt, that the bus-off recovery



phase will be finished soon. When the bus-off recovery phase has finished (128 times idle time have been seen on the bus), EWRN and BOFF are cleared, the ALERT interrupt bit is set and the INIT bit is still set.

# <u>MultiCAN\_TC.H003</u> Message may be discarded before transmission in STT mode

If MOFCRn.STT=1 (Single Transmit Trial enabled), bit TXRQ is cleared (TXRQ=0) as soon as the message object has been selected for transmission and, in case of error, no retransmission takes places.

Therefore, if the error occurs between the selection for transmission and the real start of frame transmission, the message is actually never sent.

#### Workaround

In case the transmission shall be guaranteed, it is not suitable to use the STT mode. In this case, MOFCRn.STT shall be 0.

### <u>MultiCAN\_TC.H004</u> Double remote request

Assume the following scenario: A first remote frame (dedicated to a message object) has been received. It performs a transmit setup (TXRQ is set) with clearing NEWDAT. MultiCAN starts to send the receiver message object (data frame), but loses arbitration against a second remote request received by the same message object as the first one (NEWDAT will be set).

When the appropriate message object (data frame) triggered by the first remote frame wins the arbitration, it will be sent out and NEWDAT is not reset. This leads to an additional data frame, that will be sent by this message object (clearing NEWDAT).

There will, however, not be more data frames than there are corresponding remote requests.





Figure 5 Loss of Arbitration

# MultiCAN TC.H007 Oscillating CAN Bus may Disable the CAN Interface

If the connected CAN network is in an unspecified oscillating state for more than 512 cycles this can result in disabling the CAN interface of the device. Enabling the CAN interface again requires then a Power-on Reset.

### Recommendation

Please refer to application note AP32264 "DXCPL DAP over CAN Physical Layer" for further information and how this situation can be prevented.

# MultiCAN\_TC.H008 Changes due to CAN FD protocol ISO 11898-1:2015

Note: This Application Hint might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

#### Introduction

Specific variants of this device step support the CAN FD frame format according to standard version ISO 11898-1:2015. These variants are identified by the feature type code  $\mathbf{N}$  as last letter in the device name, e.g.

SAK-TC223L-16F133N



Note: In TC22x/TC21x variants with feature type code `N`, all MultiCAN nodes (0..2) support this feature; see **Table 34** at the end of this text module.

For availability of the variants with this feature see the corresponding "AURIX™ TC2xx Variants / Data Sheet Addendum".

# **Detailed Description**

ISO 11898-1:2015 improves the failure detection capabilities of the ISO11898-1 DIS version 2014. Information about the number of stuff bits in the data field is added to the CRC field. These added bits are called **'Stuff Count'**.

The Stuff Count contains 4 bits, including

- 3 bits gray code to represent the modulo-8 of number of stuff bits in the data field,
- and 1 bit for the parity.

Since the Stuff Count bits are part of the CRC field, fixed stuff bits will be added before and after the Stuff Count bits. **Figure 6** and **Figure 7** show the frame format of the ISO 11898-1:2015 CAN FD protocol. There is no change in the classical CAN frame format.



# Figure 6 ISO CAN FD 11-bit ID Data Frames





# Figure 7 ISO CAN FD 29-bit ID Data Frames

From here on,

- the ISO 11898-1:2015 frame format will be referred to as ISO CAN FD format,
- the previous frame format will be referred to as Non-ISO CAN FD format.

Note: The ISO CAN FD frame format is incompatible with Non-ISO CAN FD frame format.

AURIX<sup>™</sup> devices (with feature type code `N`) support both ISO and Non-ISO CAN FD formats. The format can be selected by modified functionality of bits NBTR0.15 and NBTR1.15:

# Functionality of Bit NBTR0.15

NBTR0.15 is changed from NBTR0.DIV8 (Divide Prescaler Clock by 8) to **NBTR0.NISO**<sup>1)</sup> (Non-ISO operation) as shown in **Table 31**:

Field	Bit	Туре	Description
NISO	15	rw	Non-ISO Operation
			If this bit is set, the MultiCAN+ uses the non-ISO CAN FD frame format. This bit is CCE protected.

<sup>1)</sup> The symbolic names NISO and PED are only used for explanation in this context. If desired, the register definition file could be modified.



## Table 31Functionality of Bit NBTR0.15 (cont'd)

Field	Bit	Туре	Description	
			0 <sub>B</sub> CAN FD frame format according to ISO 11898-	
			1:2015 (default after reset)	
			$1_{B}$ CAN FD frame format non-ISO.	

### Functionality of Bit NBTR1.15

NBTR1.15 is changed from NBTR1.DIV8 (Divide Prescaler Clock by 8) to **NBTR1.PED**<sup>1)</sup> (Protocol Exception Disable) as shown in **Table 32**:

# Table 32Functionality of Bit NBTR1.15

Field	Bit	Туре	Description	
PED	15	rw	Protocol Exception Disable	
			The protocol exception event is described in the ISO 11898-1:2015 as option. The error frame on the res bit can be controlled with this option. This bit is CCE protected.	
			0 <sub>B</sub> Protocol Exception Event is enabled (default after reset).	
			1 <sub>B</sub> Protocol Exception Event is disabled.	

Note: Both NBTR0.NISO and NBTR1.PED are global register bits. This means they affect all the ISO 11898-1:2015 compliant CAN FD nodes in the respective MultiCAN+ module.

The former DIV8 function of nodes 0 and 1 is hard-wired to  $0_B$  (i.e. a time quantum lasts (BRP+1) clock cycles).

The DIV8 function (Divide Prescaler Clock by 8) for all other nodes x (x>1) remains the same, irrespective of the setting of NBTR0.NISO and NBTR1.PED.

**Table 33** describes the CAN FD behavior for different configurations of the NBTR0.NISO and NBTR1.PED bits. By default, the CAN FD behaves in compliance with ISO 11898-1:2015 if CAN FD is enabled (bit FDEN =  $1_B$  for corresponding node).



Table 33	Configurations of PED and NISO			
PED	NISO	CAN FD Enabled		
0	0	Default values - ISO 11898-1:2015 CAN FD compliant		
0	1	Non-ISO CAN FD format - same behavior as previous AURIX™ devices		
1	0	CAN FD with protocol exception event disabled - ISO 11898-1:2015 CAN FD compliant		
1	1	Reserved		

Note: Nodes where  $FDEN = 0_B$  will operate using the classical CAN frame format.

## Summary of Devices and Nodes supporting ISO CAN FD

The following table summarizes the nodes of devices with feature type code `N` which have the ISO 11898-1:2015 CAN FD functionality.

Table 34	AURIX™	TC22x/21x	Devices/Nodes	supporting	ISO CAN FD
----------	--------	-----------	---------------	------------	------------

Device / Step	ISO CAN FD supporting nodes	Comment
TC22x ≥ AC	MultiCAN - Nodes 0,1, 2	all nodes
TC21x ≥ AC	MultiCAN - Nodes 0,1, 2	all nodes

# <u>MultiCAN\_TC.H009</u> Limitation on Secondary Sample Point (SSP) Position (ISO CAN FD nodes only)

Note: This Application Hint only applies to ISO CAN FD nodes. For devices and nodes supporting the ISO CAN FD format, see MultiCAN\_TC.H008.

The MultiCAN+ of AURIX<sup>™</sup> TC2xx has passed the ISO/DIS 16845-1(E), 2015 CAN Conformance test performed by an external test house C&S group GmbH and the test reports are available. The limitation on the range of SSP position is described in the Conformance test report.



In AURIX<sup>™</sup> TC2xx devices, there are two limitations with the Secondary Sample Point (SSP) position for CAN FD with respect to ISO 11898-1, 2015 specification:

# 1. Granularity of the Transmitter loop delay measurement (only when CAN\_FNBTRx.FBRP = 1)

# Limitation

The Transmitter loop delay measurement is based on data-phase time quantum  $(t_{q(D)})$  and not by minimum time quanta (mtq) or CAN clock period as specified in ISO 11898-1 2015. Hence the granularity of the transmitter loop delay measurement is +1  $t_{q(D)}$  in worst case scenario.

Note: According to ISO 11898-1 – 2015, when Transmitter Delay Compensation is enabled (CAN\_NTDCR.TDC = 1), then the CAN\_FNBTRx.FBRP shall be either 0 or 1.

# Effect

In worst case scenario, the SSP could be delayed by +1  $t_{\alpha(D)}$ .

# Recommendation

It has to be taken care that the SSP offset (CAN\_NTDCR.TDCO) is configured accordingly by including the granularity of the transmitter loop delay measurement of +1  $t_{q(D)}$  in worst case scenario.

# 2. Range of SSP position (only when CAN\_FNBTRx.FBRP = 0)

# Limitation

The Secondary Sample Point Position is limited to 31  $t_q$  or 31 mtq (bit field CAN\_NTDCRx.TDCV), when compared to 63 mtq as required by ISO 11898-1, 2015.

Note: When CAN\_FNBTRx.FBRP = 0, then 1 time-quantum ( $t_a$ ) = 1 minimum time-quantum (mtq).



**Errata Sheet** 

#### **Application Hints**

CAN FD applications with fast data baud rate greater than 2 Mbit/s require Fast Baud Rate Prescaler setting CAN\_FNBTRx.FBRP = 0 and  $f_{CAN}$  at 80 MHz to ensure reliable CAN communication in long networks. In such a scenario, the max SSP position achievable by the TDC is limited to 31 t<sub>q</sub>, i.e. 388 ns (31 \* 12.5 ns).

## Effect

In scenarios where the sum of transmitter loop delay and SSP offset (CAN\_NTDCRx.TDCO) is more than 31 time quanta, the SSP value saturates at 31 time quanta, leading to SSP placed (at 31 time quanta) earlier than required.

### Recommendation

It has to be taken care to ensure that the sum of transmitter loop delay and SSP offset (CAN\_NTDCRx.TDCO) is within the limit of 31 time quanta.

# <u>MultiCAN\_TC.H010</u> Limitation on maximum SJW Range for CAN FD Data Phase (ISO CAN FD nodes only)

Note: This Application Hint only applies to ISO CAN FD nodes. For devices and nodes supporting the ISO CAN FD format, see MultiCAN\_TC.H008.

The MultiCAN+ of AURIX<sup>TM</sup> TC2xx has passed the ISO/DIS 16845-1(E), 2015 CAN Conformance test performed by an external test house C&S group GmbH and the test reports are available.

ISO 11898-1, 2015 specifies the configuration range of the CAN FD Data phase (re-)synchronization jump width (SJW) as 1-8  $t_{a(D)}$ .

In AURIX<sup>TM</sup> TC2xx devices, the CAN FD Data phase SJW is limited to 1-4  $t_{q(D)}$ , as bit field CAN\_FNBTRx.FSJW is 2 bits wide.

### Effect

Configuring a MultiCAN+ node for CAN FD communication with CAN FD Data Phase SJW less than required, could result in wrong sampling of the received bit of CAN FD Data Phase, thus causing a Receive Error.



## Recommendation

Choose the CAN FD configuration in such a way that

- The period of time-quanta in Arbitration phase is equal to the period of timequanta in data phase. This can be achieved by configuring CAN\_NBTEVRx.BRP = CAN\_FNBTRx.FBRP.
- CAN\_FNBTRx.FSJW = min(CAN\_FNBTRx.TSEG2, 3)

By this configuration the effect of limited Data SJW range offered by MultiCAN+ on maximum oscillator tolerance required (as given by conditions described in ISO 11898-1) is minimized.

# <u>MultiCAN\_TC.H011</u> Transmitter Delay Compensation Behaviour (CAN FD only)

When using Transmitter Delay Compensation consider the following points:

1. The transmitter delay compensation does not take the Fractional Divider into account. This means that the values of CAN\_NTDCR.TDCO and CAN\_NTDCR.TDCV always correspond to CAN\_FDR.DM =  $01_B$  and CAN\_FDR.STEP = 1023, even though a different setting of the fractional divider is actually in place.

Therefore, it is recommended to use setting  $DM = 01_B$  and STEP = 1023 in register CAN\_FDR so that the granularity of the transmitter loop delay measurement is depending only on the fast baud rate prescaler (CAN\_FNBTRx.FBRP).

 If 2\*f<sub>CAN</sub> < f<sub>CLC</sub>, then the transmitter delay compensation measurement value of the previous measurement may be uploaded to bitfield CAN\_NTDCR.TDCV instead of the measured delay of the current message, i.e. the measured delay will appear in bitfield CAN\_NTDCR.TDCV with a delay of one CAN message.

# MultiCAN\_TC.H012 Delayed time triggered transmission of frames

The value written in the bit-field RELOAD of register NTATTRx(x=0-3), NTBTTRx(x=0-3), NTCTTRx(x=0-3) represents the reload counter value for the



timer used for triggered transmission of message objects (Classical CAN or CAN FD frames).

The timer source and the prescaler value is defined in the NTCCRx(x=0-3) register.

Once a value is written to bit-field RELOAD with bit STRT=1 the timer starts counting. This timer counts one value more than the written value in bit-field RELOAD, then it triggers the transmission of a message object.

## Effect

The message object transmission is delayed by one counter cycle with respect to the desired count time written in bit-field RELOAD.

### Recommendation

In order to transmit a message object at a specific time, when using one of these registers:

• NTATTRx(x=0-3), NTBTTRx(x=0-3), NTCTTRx(x=0-3),

set bit-field RELOAD one value less than the calculated counter value.

# OCDS\_TC.H010 JTAG requires two initial clock cycles after PORST

For a proper selection of the chip internal TCK clock path, two TCK clock cycles are needed after PORST release. They can be executed with TMS Low or High. A following TCK clock cycle with TMS High will always bring the JTAG TAP state to Run-Test/Idle. This sequence is compliant to standard JTAG and can be used for all TriCore devices.

# OCDS\_TC.H012 Minimum Hold Time for Inputs OCDS\_TGIx

Inputs OCDS\_TGIx (x=0..7, depending on device/package type) may be used to trigger the On-Chip Debug System (OCDS) e.g. for break or interrupt from an external source.

To ensure the external trigger is sampled correctly and not missed, the trigger should be asserted for a minimum of two SPB clock cycles.



# PMC\_TC.H001 Check for permanent Overvoltage during Power-up

After an initial power-on with a permanent overvoltage condition on either  $V_{EXT}$ ,  $V_{DDP3}$  or  $V_{DD}$  supply rails, no overvoltage alarm may be generated by the SMU after configuration of the alarms, as the threshold transition condition has already happened.

However, in case an overvoltage condition was present, it will be indicated by flags OV13, OV33, and OVSWD, respectively, in register EVRSTAT.

#### Recommendation

Check the OV13, OV33, and OVSWD flags in register EVRSTAT by software at start-up to identify an overvoltage condition.

# PMC\_TC.H004 Selecting the WUT Clock Divider

Wake-up timer usage with PMSWCR3.WUTDIV =  $1_B$  (10 ms count) for PMSWCR3.WUTREL values up to 20 ms is exposed to synchronization issues. The WUT counter PMSWUTCNT.WUTCNT is counted down to 0 every 10 ms, and reloading of WUTREL happens 10 ms later. If Standby request is sent before reloading PMSWCR3.WUTREL, regardless of PMSWSTATCLR.WUTWKPCLR, wake-up request is issued without counting down. This leads to immediate wake-up.

#### Recommendation

Use WUT with setting PMSWCR3.WUTDIV =  $1_B$  only for longer time periods (more than 20 ms).

For shorter periods the 10  $\mu$ s clock should be used with setting PMSWCR3.WUTDIV = 0<sub>B</sub> (default after reset).

### PMS\_TC.H002 Sensitivity to supply voltage ripple during start-up

The internal back-up clock is sensitive to specific power supply voltage disturbance/ripple caused by a voltage ripple intrinsic to DC-DC converters. Specific conditions such as insufficient filtering of the ripple may lead to



improper behavior of the start-up scheme of the back-up clock, and thus stuckat state during the start-up of the microcontroller until this condition is removed. The acceptable voltage vs. frequency characteristic is portrayed below on the chart:



Figure 8 Ripple Voltage vs. Frequency Characteristic

The diagram reflects acceptable ripple level during the cold start of the microcontroller at the respective VDDP3/VEXT/VEVRSB supply of the PMS subsystem, depending on the device and package type, as shown in the following table.

and a second sec				
Device	Package	Pad/Pin	Symbol	
TC29x	BGA-516	AA16	VEVRSB	
TC29x	BGA-416	AD9	VEVRSB	

Table 35 Pads/Pins sensitive to supply voltage ripple during start-u	Table 35	supply voltage ripple during start-up
--	----------	---------------------------------------



Device	Package	Pad/Pin	Symbol
TC29x,	BGA-292	T11	VEVRSB
TC27x,			
TC26x			
TC27x,	QFP-176	69	VEXT
TC26x			
TC26x	QFP-144	59	VEXT
TC23x	BGA-292	T11	VDDP3
TC23x,	QFP-144	69	VDDP3
TC22x,			
TC21x			
TC23x,	QFP-100	47	VDDP3
TC22x,			
TC21x			
TC22x,	QFP-80	37	VDDP3
TC21x			

#### Table 35 Pads/Pins sensitive to supply voltage ripple during start-up

# Recommendation 1

Apply an additional ceramic capacitor at the respective VDDP3/VEXT/VEVRSB supply input (at pins specified above) to attenuate the residual ripple of the buck converter. The resonant frequency of the additional filter capacitor shall be chosen in accordance with the amplitude-frequency characteristic given above and the switching frequency of the DC-DC converter in order to provide a proper attenuation in the range of interest.

The amount of ripple voltage can be approximated by  $V_{pk-pk} = I_{load} / (f^*C)$  and therefore the necessary nominal value of the blocking capacitance can be estimated as  $C = I_{load} / (f^*V_{pk-pk})$ 

It is recommended to take the  $I_{load}$  value as approximately 10 mA for the startup load at the respective VDDP3/VEXT/VEVRSB domain before the internal regulator starts.

The frequency shall be taken same as the switching frequency of the external DC-DC voltage regulator. For example:



C =  $(0.010 \text{ A}) / (10^6 \text{ Hz} * 0.040 \text{ V}) = 0.25 * 10^{-6} \text{ F}$ 

# **Recommendation 2**

Dimension the output LC filter of the external DC-DC converter to meet the limit of the ripple below the specified limit at the switching frequency. The effective value of ripple current flowing in and out of the buffer capacitor is calculated in accordance with standard formulas for the DC-DC buck converters. Selection of the low-ESR buffer capacitor is crucial in such applications, as the ESR value is directly proportional to the voltage drop caused by inductor current ripple.

## Recommendation 3

Supply the respective VDDP3/VEXT/VEVRSB rail by an external post LDO power stage.

# PMU\_TC.H002 Impact of Application Reset on register FLASH0\_FCON

Register FLASH0\_FCON is described in PMU chapter "Flash Configuration Control" as being reset by Application Reset with reset value 0091 XXXX<sub>H</sub> with a footnote adding the information

<sup>«1)</sup>The wait-cycles WSECDF, WSDFLASH, WSECPF and WSPFLASH are changed by the startup after system and power-on resets. **Attention: the configured value is only sufficient for the clock configuration used during startup**. The wait-cycles have to be configured after startup as described in <reference to the PMU section "Configuring Flash Wait Cycles"> before changing to higher clock frequencies."

In this section the user is informed that after System Reset and Power-On Reset the wait cycles are configured to have a maximum allowed frequency of 100 MHz for  $f_{FSI}$  and  $f_{FSI2}$ .

In summary this results in the following reset behavior:

- Power-on reset and system reset: both change the wait-cycles to a value sufficient for f<sub>FSI</sub> and f<sub>FSI2</sub> at max 100 MHz.
- Application reset: changes the wait-cycles to a value not disclosed in the User's Manual. This value is WSPFLASH=10, WSECPF=2, WSDFLASH=45, WSECDF=2.



## Recommendation

Consequently after each reset the application software shall write values adapted to the clock configuration as described in the section "Configuring Flash Wait Cycles".

# PORTS TC.H006 Using P33.8 while SMU is disabled

Per default, the SMU is enabled (SMU\_CLC = 0x0) and collects the alarms from the safety mechanisms defined by the safety concept. The SMU may optionally use P33.8 to output the Fault Signaling Protocol (FSP), selectable via register SMU\_PCTL. To satisfy safety requirements, it is ensured that the pad configuration of this pin is not affected by an application or system reset after the first 0-to-1 transition of bit SMU\_PCTL.PCS.

If the SMU is enabled, but is not using P33.8 for the FSP function, this pin may be used as general purpose input/output (GPIO) or alternate function input/output, controlled via the corresponding P33 registers.

However, if the SMU is disabled by software (SMU\_CLC.DISR =  $1_B$ , i.e. not clocked), configuration of P33.8 (pull devices, driver settings, selection of alternate function, etc.) requires special considerations as described in the following, otherwise the configuration change may not become effective.

### Recommendations

- If P33.8 shall be used as GPIO or alternate function input/output, do not disable the SMU, i.e. keep SMU\_CLC = 0x0 (default after reset). In this case, the configuration of P33.8 may be changed by software at any time.
- Alternatively, configure P33.8 before the SMU is disabled by software (SMU\_CLC.DISR = 1<sub>B</sub>). After the SMU is disabled, the configuration of P33.8 can no longer be modified by software.
- Alternatively, if the SMU is disabled by software (SMU\_CLC.DISR = 1<sub>B</sub>, i.e. not clocked), clear bit position 8 at address 0xF003 D364 in the P33 address space once after any reset (Application, System Reset, PORST) before configuring P33.8. Controlling P33.8 as FSP by SMU is possible only once after a reset.

Note: Write access to address 0xF003 D364 is Safety ENDINIT protected.



**Errata Sheet** 

#### **Application Hints**

# **QSPI\_TC.H005** Stopping Transmission in Continuous Mode

The QSPI module supports the following mechanisms to (temporarily) suspend its operation:

- Pause by setting bit GLOBALCON.EN = 0<sub>B</sub> via software
- Disable by setting bit CLC.DISR = 1<sub>B</sub> via software
- Sleep Mode (enabled with CLC.EDIS = 0) requested by hardware
- Suspend Mode requested by hardware (debugger)

These modes and their handling is described in detail in section "Operation Modes" of the QSPI chapter in the User's Manual.

In **Continuous Mode**, the following specific behavior of QSPI module has to be considered:

- In case the QSPI module is put into **Pause** state by setting bit GLOBALCON.EN = 0<sub>B</sub> via software, it continues transmission until the end of the TRAIL phase of the frame with BACON.LAST = 1<sub>B</sub>.
- In case the QSPI module is put into **Disable**, **Sleep**, or **Suspend** mode, the frame is stopped after the next trailing delay (character n). In case BACON.LAST was not =1<sub>B</sub> at that time, transmission continues with character n+2 when operation from Disable/Sleep/Suspend state is resumed, i.e. data loss (character n+1) will occur.

### Recommendation

Ensure that software does not put the QSPI module into Pause or Disable state (via GLOBALCON.EN or CLC.DISR) while a transmission in Continuous Mode is ongoing.

If Sleep Mode is used in the system, disable acceptance of sleep requests (set CLC.EDIS =  $1_B$ ) before starting data transmission in Continuous Mode.

During debugging, ensure that the QSPI is not suspended while it is transmitting in Continuous Mode.

# <u>QSPI\_TC.H006</u> Corrections to Figures "QSPI - Frequency Domains" and "Phase Duration Control, Overview"

In the current version of the User's Manual,



- Figure "QSPI Frequency Domains" erroneously uses the term "f<sub>PER</sub>" instead of "f<sub>BAUD2</sub>", and
- Figure "Phase Duration Control, Overview" erroneously uses the term "T<sub>PER</sub>" instead of T<sub>BAUD2</sub>".

# Correction

- f<sub>SCLK</sub> = 1/f<sub>BAUD2</sub> in Figure "QSPI Frequency Domains", and
- $T_{BAUD2} = 1/f_{BAUD2}$  in Figure "Phase Duration Control, Overview".

## <u>QSPI\_TC.H007</u> RXFIFO Overflow Bit Behavior in Slave Mode

In slave mode, if no data word has been written to TXFIFO during initialization before the master starts sending data, the error flag corresponding to an RXFIFO overflow (bit STATUS.5) is set to  $1_{\rm B}$ .

#### Recommendation

To avoid this RXFIFO overflow event, write (at least) one word to TXFIFO during initialization and after each reset in slave mode. For following transmissions, no data need to be written to TXFIFO to avoid this effect.

# <u>QSPI\_TC.H008</u> Details of the Baud Rate and Phase Duration Control - Documentation update

To enhance readability, the last part of the second paragraph in the QSPI chapter "Details of the Baud Rate and Phase Duration Control", starting with "Variations in the baud rates of the slaves ..", shall be rephrased as shown below.

For further details see also the formulas in the chapter mentioned above and in the figures in chapter "Calculation of the Baud Rates and the Delays" in the User's Manual.



### Documentation update

Variations in the baud rates of slaves of one module are supported by the ECONz.Q and the ECONz.A/B/C bitfield settings allowing for a flexible bit time variation between the channels in one module.

## RESET TC.H002 Unexpected SMU Reset Indication in SCU\_RSTSTAT

Under certain conditions the Reset Status Register SCU\_RSTSTAT can show an SMU reset indication in addition to the real reset trigger (e.g. a SW reset).

The explanation of this behavior refers to section "Reset Generation" and following pages in chapter "RCU" of the User's Manual.

Figure "Reset Overview" shows that all warm resets are executed in a defined sequence. This sequence ensures that first the active CPUs are ramped down, then at 80µs the Flash receives an idle request and at 180µs the reset is executed.

The idle request to the Flash makes it immediately busy, all read requests after this point fail with a bus error. All non-CPU masters (HSM, Ethernet, HSSL, DMA and DAM) however continue operation from 80µs to 180µs. When one of these masters reads the busy Flash, a bus error is signaled to the SMU as alarm ALM3[30] (SRI) and/or ALM3[31] (SPB).

If the SMU is configured to react on this by a reset request, this will be noted in the SCU\_RSTSTAT register in addition to the original warm reset.

This applies mainly to the master HSM which fetches its code from PFlash.

#### Recommendations

- Generally a different alarm handling can be configured in the SMU for the mentioned alarms, e.g. trigger an NMI trap but not a reset.
- When the application detects after reset that SCU\_RSTSTAT has an additional SMU reset indication it might ignore it and proceed based on the other reset indication.
- In case of SW resets the application can prepare the system just before activating the reset:


- The non-CPU masters can be disabled or in case of HSM it can be informed about the imminent SW reset and continue execution from RAM.
- The mentioned alarms can be disabled or the alarm reaction can be changed to trigger an NMI trap.
- The SMU module reset can be used to reconfigure the SMU into its initial state in which only watchdog timeout alarms are handled.

# <u>RESET\_TC.H003</u> Usage of the Prolongation Feature for ESR0 as Reset Indicator Output

The ESR0 pin can be used as reset indicator output and in such a case its active low state can be prolonged upon user-configurable selection as described in section "ESRx as Reset Output" of chapter "Reset Control Unit (RCU) in the User's Manual.

According to this description, an ESR0CNT value of 0 defines "as soon as possible after start of Boot Code execution", where "as soon as possible" means:

- about 500 µs after cold power-on,
- not less than 20 µs after other types of reset.

# Warning

In case of ESR0CNT = 2, the ESR0 pin will never be released by the device and the user code will never start.

Note: On the other hand - as explained before - configuring an ESR0CNT value of 1 or 2 would anyhow not be effective as a prolongation time below 20 µs is conceptually unachievable.

## Recommendation

Do not configure ESR0CNT = 2.

If prolongation of about 20  $\mu$ s or below is needed, configure ESR0CNT = 3 or 0 instead.



## <u>RESET\_TC.H004</u> Effect of Power-on and System Reset on DSPR

The following part of footnote <sup>2)</sup> on Table "Effect of Reset on Device Functions" in the RCU chapter "Module Reset Behavior" regarding the effect of startup firmware on Data Scratchpad RAM (DSPR): "DSPR is partially used as a scratchpad by the startup firmware. Previous data stored in the upper 32kB will be overwritten on start-up" is incorrect.

The correct effect is described in the Boot ROM chapter "RAM overwrite during start-up":

Start-up procedure upon power-on and system reset can overwrite up to 8 Kbyte at the beginning of CPU0 DSPR.

## SCU\_TC.H009 LBIST Influence on Pad Behavior

The behavior of the GPIO and ESR0/1 pads during LBIST execution is as follows:

- ESR0 is switched to input direction during LBIST with weak pull-up and pulldown driver disabled (i.e. pad is tri-stated).
- ESR1 is switched to input direction during LBIST with weak pull-down driver enabled.
- Other GPIO pins are switched to input direction with weak pull-up devices either stable active or inactive (depending on LBIST user configuration).

# <u>SCU\_TC.H010</u> LBIST Signature Depends on Debug Interface Configuration

The following three cases generate different sets of LBIST MISR signatures:

- Pin TRST is held high during PORST rising edge (DAP operation): In this case the further values of TRST will have no influence on the MISR signature
- 2. Pin TRST is held low during PORST rising edge (JTAG operation): TRST is held continuously low also during LBIST operation



 Pin TRST is held low during PORST rising edge (JTAG operation): TRST is switched to high after PORST has been released and at least one pulse occurred at TCK before LBIST starts.

If DXCM/DXCPL (Debug over CAN) is not needed it is recommended to keep pin TRST always at a high level during PORST rising-edge in the application environment (also in final application). This makes the MISR signature independent from further TRST behavior and still allows debug access via DAP or to completely disable the debug IF via software (by setting OIFM.DAPMODE =  $111_B$ ).

In the DXCM/DXCPL enabled case it is recommended to keep pin  $\overline{\text{TRST}}$  always at a low level (also after  $\overline{\text{PORST}}$  has been released). In this operation case a different set of MISR signatures will be received (case 2 in above list). Consequently the application software needs to be prepared to accept LBIST MISR signature results from case 1 or from case 2 as pass criteria.

# <u>SCU\_TC.H013</u> Correction to Register References in Chapter "Watchdog Timers"

Some references to register names in chapter "Watchdog Timers" of the User's Manual are incorrect.

The corrected references and their section headers are listed in **bold** below.

## Section Password Access to WDTxCON0

.. To ensure that a CPU fault could not allow a fault to be ignored an option is provided to prevent watchdog unlocking if the Safety Management Unit (SMU) is not in the RUN state. This option may be enabled by bit **WDTxCON1**.UR.If the password is valid and the SMU state meets the requirements of the **WDTxSR**.US bit then WDTxCON0 will be unlocked as soon as the Password Access is completed. ..

## Section Timer Operation

.. The parameter divider represents the user-programmable source clock division selected by **WDTxCON1**.IRx, which can be 64, 256 or 16384.



# Section Watchdog Timer Registers

- WDTSCON1 Safety WDT Control Register 1:
  - References to WDTxCON0 and WDTxSR should be consequently to WDTSCON0 and WDTSSR in the context of WDTSCON1.
- WDTCPUxCON1 CPUx WDT Control Register 1:
  - References to WDTSCON0 and WDTSSR should be consequently to WDTCPUxCON0 and WDTCPUxSR in the context of WDTCPUxCON1.

# SCU\_TC.H014 Reset Value of Bit Field IOCR.PC1 - Control for Pin ESR1

The reset value of register SCU\_IOCR is documented as  $0000\ 20E0_{H}$  in chapter "Reset Control Units" of the User's Manual, i.e. the reset value of bit field PC1 =  $2_{H}$ .

This is not always correct under all circumstances:

The actual SCU\_IOCR reset value should be considered as  $0000 \times 1000$  with the explanations given in the following **Documentation Update**.

# Documentation Update

The reset value of bit field SCU\_IOCR.PC1 is influenced by pin HWCFG6 and bit PMSWCR0.TRISTREQ:

- When a cold reset is activated and HWCFG6=1 then PC1 is reset to 2<sub>H</sub> and pin ESR1 will have input pull-up mode.
- If HWCFG6=0 then PC1 is reset to  $0_{H}$  and ESR1 will have tri-state mode.

PC1 and the ESR1 reset state can also be configured by software with the PMSWCR0.TRISTREQ bit. PMSWCR0.TRISTREQ is not affected by warm reset or wake-up from standby so the IOCR.PC1 reset value is configured as per the state of the TRISTREQ bit prior to the warm reset.

# <u>SENT\_TC.H003</u> First Write Access to Registers FDR and TPD after ENDI-NIT Status Change

Due to an extra registering stage of the ENDINIT signal from the SCU inside the SENT kernel, the behavior of the first write access to SENT registers FDR and



TPD protected by the Endinit write protection scheme after an ENDINIT status change is as follows:

- After unlocking protection (ENDINIT change from 1 to 0), if the first access to the SENT module is a write to FDR or TPD, it will still view ENDINIT as locked (value 1). The contents of FDR or TPD is not changed, but no BCU alarm will be generated, as the ENDINIT does not indicate a protected status in case of the access.
- By setting protection again (ENDINIT change from 0 to 1), if the first access to the SENT module is a write to FDR or TPD, it will still be effective, i.e., the value will be written. Nevertheless a SMU alarm through BCU will be generated as the protection status is ENDINIT.
- Note: After the first read of any SENT register, or first write to any SENT register, the ENDINIT change will be correctly considered for all following accesses. The CLC, KRST0/1 and KRSTCLR registers (that also have Endinit protection) are not affected at all. An initial value of 0 for ENDINIT is seen by SENT after reset before the first access.

## Recommendation

After a change of the ENDINIT protection status, first perform a read of any SENT register or a write to a non-Endinit-protected SENT register. The second access is then always equipped with correct information of ENDINIT.

# <u>SENT\_TC.H004</u> Short Serial Message - Figure Correction

In Figure "Short Serial Message, Serial Data Encoding over 16 messages" of the SENT chapter, the arrows originating from bits 2 and 3 of the Status & Comm Nibble are routed incorrectly and must be swapped.

## Correction

Figure 9 shows a corrected version of this figure.





One serial message is composed of 16 SENT consecutive error-fee messages.

# Figure 9 Short Serial Message, Serial Data Encoding over 16 messages

# <u>SENT\_TC.H005</u> Interface Connections of the SENT Module - Documentation Correction

The following corrections apply to chapter "Interface Connections of the SENT Module" in the SENT chapter of the User's Manual:

# Figure "SENT Module Implementation and Interconnections"

- In TC23x/TC22x/TC21x, no TRIGOn signals are connected from the SENT module to the Interrupt Router (IR). All references to TRIGOn should be ignored in this figure.
- The range of index n for connected trigger inputs TRIGn in TC23x/TC22x/ TC21x is n = 0..3.

## Interrupt and DMA Controller Service Requests

In TC23x/TC22x/TC21x, request lines SR0..3 of the SENT module are connected via the Interrupt Router and can be selected in register INPx accordingly. Values  $\geq$  0100<sub>B</sub> are reserved and should not be used for the bit fields in register INPx.



**Errata Sheet** 

#### **Application Hints**

## SMU\_TC.H001 Write all bit fields of SMU\_PCTL with one write access

When configuring the FSP pin (e.g. P33.8), all bit fields (HWDIR, HWEN and PCS) of register SMU\_PCTL must be written with the same write access.

Otherwise, when first writing a  $1_B$  to HWEN before writing a  $1_B$  to PCS, the pad configuration will be modified to push/pull configuration before it is latched into field PCFG.

Note: When  $PCS = 1_B$ , the bit fields PCFG and PCS are protected against any changes until the next power on reset. HWEN and HWDIR may still be modified by SW, unless locked via register SMU\_KEYS.

## SMU TC.H005 Correction to Figure "SMU Register Map"

The start address "@SMU + 0x0E0" for the SMU System Registers shown in the lower part of figure "SMU Register Map" in the SMU chapter of the User's Manual is incorrect.

The correct start address is "@SMU + 0x7E0".

Addresses listed in table "Registers Overview" of the SMU chapter are correct.

## SMU\_TC.H006 Description of Bit EFRST in Register SMU\_AGC

In the SMU chapter of the User's Manual, the description of the encoding of bit EFRST (Enable FAULT to RUN State Transition) in register SMU\_AGC (Alarm Global Configuration) is missing.

The complete description should be as shown in Table 36:

Field	Bits	Туре	Description
EFRST	29	rw	Enable FAULT to RUN State Transition
			$0_{\rm B}$ FAULT to RUN State Transition disabled $1_{\rm B}$ FAULT to RUN State Transition enabled See section " <b>FSP Fault State</b> " for the usage of this field.

#### Table 36 Bit EFRST in Register SMU\_AGC



# SMU\_TC.H007 SPB Bus Control Unit (SBCU) Alarm Signalling to SMU

ALM3[31] is dedicated to System Peripheral Bus (SPB) alarms. As described in table "Alarm Mapping related to ALM3 group" in the SMU chapter of the User's Manual, an SPB bus error can result from multiple root causes, including protocol violation, incorrect address, register access protection violation.

More details on the SPB related error conditions can be found in the "On-Chip Bus System" chapter:

The SBCU signals an alarm to the SMU whenever it detects

- a SPB transaction that was finished with a Bus Error (Error Acknowledge)
- an un-implemented Address (no slave responds to a transaction request)
- a SPB transaction that was finished by a Time-out.

The alarm signaling to the SMU is independent of the BCU configuration (e.g. BCU interrupt configuration, BCU debug status).

## <u>SMU\_TC.H009</u> Alarm Table Corrections

Some alarm tables were unintentionally changed between User's Manual (UM) version V1.0 and V1.1.

In the following, the issues are described and the correct table parts are included.

## Table 10-2 HwAlarmOut[3:0]: CPU0 DCACHE/DSPR SRAM

The PreAlarms 1, 3, 5, 7 of the DSPR2 part (TC23x only) were accidentally removed in UM V1.1.

The following Table 37 copied from UM V1.0 is correct:



## Table 37 Table 10-2 HwAlarmOut[3:0]: CPU0 DCACHE/DSPR SRAM

Function
HwAlarmOut[0]=
PreAlarm[0=CPU0.DMI.DSPR.(ECC single bit correction)] or
PreAlarm[1=CPU0.DMI.DSPR2.(ECC single bit correction)]
HwAlarmOut[1]=
PreAlarm[2=CPU0.DMI.DSPR.(ECC uncorrectable error)] or
PreAlarm[3=CPU0.DMI.DSPR2.(ECC uncorrectable error)]
HwAlarmOut[3]=
PreAlarm[4=CPU0.DMI.DSPR.(Address error)] or
PreAlarm[5=CPU0.DMI.DSPR2.(Address error)]
HwAlarmOut[4]=
PreAlarm[6=CPU0.DMI.DSPR.(Address buffer overflow)] or
PreAlarm[7=CPU0.DMI.DSPR2.(Address buffer overflow)]

# Table 10-3 HwAlarmOut[7:4]: CPU1 DCACHE/DSPR SRAM

HwAlarmOut[7:4] are reserved. The following **Table 38** copied from UM V1.0 is correct:

## Table 38 Table 10-3 HwAlarmOut[7:4]: CPU1 DCACHE/DSPR SRAM

F	unction
μ.	unction

HwAlarmOut[7:4] are reserved

# • Table 10-4 HwAlarmOut[15:8]: CPU2 SRAMs

HwAlarmOut[15:8] are reserved. The following **Table 39** copied from UM V1.0 is correct:

# Table 39 Table 10-4 HwAlarmOut[15:8]: CPU2 SRAMs

#### Function

HwAlarmOut[15:8] are reserved



# • Table 10-5 HwAlarmOut[19:16]: GTM SRAMs

HwAlarmOut[19:16] are reserved. The following **Table 40** copied from UM V1.0 is correct:

## Table 40 Table 10-5 HwAlarmOut[19:16]: GTM SRAMs

Function	
HwAlarmOut[19:16] are reserved	

## Table 10-7 HwAlarmOut[27:24]: CAN SRAM

The PreAlarms of the second CAN module RAMs (TC23x only) were accidentally removed in UM V1.1; these are: 81, 83, 85, 87.

The following **Table 41** copied from UM V1.0 is correct:

## Table 41Table 10-7 HwAlarmOut[27:24]: CAN SRAM

## Function

HwAlarmOut[24]=

PreAlarm[80=CAN.SRAM.MCAN0.(ECC single bit correction)] or PreAlarm[81=CAN.SRAM.MCAN1.(ECC single bit correction)]

HwAlarmOut[25]=

PreAlarm[82=CAN.SRAM.MCAN0.(ECC uncorrectable error)] or PreAlarm[83=CAN.SRAM.MCAN1.(ECC uncorrectable error)]

HwAlarmOut[26]=

PreAlarm[84=CAN.SRAM.MCAN0.(Address error)] or

PreAlarm[85=CAN.SRAM.MCAN1.(Address error)]

HwAlarmOut[27]=

PreAlarm[86=CAN.SRAM.MCAN0.(Address buffer overflow)] or

PreAlarm[87=CAN.SRAM.MCAN1.(Address buffer overflow)]

# • Table 10-8 HwAlarmOut[31:28]: LMU sub-system SRAMs



The PreAlarms of the FFT RAMs (TC23x ADAS only) were accidentally removed in UM V1.1; these are: 230, 231, 233, 234, 236, 237, 239, 240.

The following Table 42 copied from UM V1.0 is correct:

# Table 42 Table 10-8 HwAlarmOut[31:28]: LMU sub-system SRAMs

Function	
HwAlarmOut[28]=	
PreAlarm[88=LMU.DAM.SRAM(ECC single bit correction)] or	
PreAlarm[230=LMU.FFT0.SRAM(ECC single bit correction)] or	
PreAlarm[231=LMU.FFT1.SRAM(ECC single bit correction)] or	
HwAlarmOut[29]=	
PreAlarm[90=LMU.DAM.SRAM(ECC uncorrectable error)] or	
PreAlarm[233=LMU.FFT0.SRAM(ECC uncorrectable error))] or	
PreAlarm[234=LMU.FFT1.SRAM(ECC uncorrectable error))] or	
HwAlarmOut[30]=	
PreAlarm[92=LMU.DAM.SRAM(Address error)] or	
PreAlarm[236=LMU.FFT0.SRAM(Address error)] or	
PreAlarm[237=LMU.FFT1.SRAM(Address error)] or	
HwAlarmOut[31]=	
PreAlarm[94=LMU.DAM.SRAM(Address buffer overflow)] or	
PreAlarm[239=LMU.FFT0.SRAM(Address buffer overflow)] or	
PreAlarm[240=LMU.FFT1.SRAM(Address buffer overflow)] or	

# • Table 10-9 HwAlarmOut[34:32]: SRI Agents

PreAlarm[116] is accidentally listed as HSSL.SRI\_MASTER(SRI Read Data Phase Error) in UM V1.1.

Actually PreAlarm[116] is reserved.

# Table 9-11 HwAlarmOut[44:41]: Misc. SRAMs

The PreAlarms accidentally listed as assigned to PSI5 and CIF are actually reserved; these are 145, 147-149, 153, 155-157, 161, 163-165, 169, 171-173.



# • Table 10-12 HwAlarmOut[45]: Watchdogs Timeout

The PreAlarms accidentally listed as assigned to WDTCPU1 and WDTCPU2 in UM V1.1 are actually reserved; these are 175, 176.

# • Table 10-13 HwAlarmOut[50:46]: PMU Alarms

The PreAlarms accidentally listed as assigned to PFLASH1 in UM V1.1 are actually reserved; these are: 179, 187, 195, 203, 211.

# Table 10-18 TC21x/TC22x/TC23x Alarm Mapping related to ALM1 Group

This table incorrectly shows alarms for CPU1 in UM V1.1.

These alarms actually are reserved, as shown in the following **Table 43** copied from UM V1.0:

Table 43 Table 10-18 Alarm Mapping related to ALM1 Group

Alarm Index	Module	Description
ALM1[31:0]	Reserved	Reserved

# Table 10-20 TC21x/TC22x/TC23x Alarm Mapping related to ALM3 Group

The rows in the following **Table 44** replace the corresponding rows of the table in UM V1.1:

Table 44	Part of Table 10-20 with corrected ALM3 Group Mapping
----------	---

Alarm Index	Module	Description
ALM3[9]	Reserved	Reserved
ALM3[13]	Reserved	Reserved
ALM3[14]	Reserved	Reserved
ALM3[19]	Reserved	Reserved
ALM3[20]	Reserved	Reserved



**Errata Sheet** 

#### **Application Hints**

#### Table 44 Part of Table 10-20 with corrected ALM3 Group Mapping

Alarm Index Module		Description		
ALM3[27]	Registers	Safety Mechanism: Register Monitor Alarm: register error detection		
ALM3[28]	SCU/LSCU	Safety Mechanism: Lockstep Dual Rail Monitor Alarm: dual rail error Note: monitors the dual-rail property (inverted signals) from the lockstep comparator unit (LSCU) alarms.		

# Table 10-21 TC21x/TC22x/TC23x Alarm Mapping related to ALM4 Group

There are no GTM SRAMs in this device. The rows in the following **Table 45** replace the corresponding rows of the table in UM V1.1:

#### Table 45 Part of Table 10-21 with corrected ALM4 Group Mapping

Alarm Index Module		Description		
ALM4[3:0]	Reserved	Reserved		
ALM4[7:4] connects to pre-alarms specified by table "HwAlarmOut[27:24]: CAN SRAM"				

## Table 10-23 TC21x/TC22x/TC23x Alarm Mapping related to ALM6 Group

This table incorrectly shows alarms for CPU2 in UM V1.1.

These alarms actually are reserved, as shown in the following **Table 46** copied from UM V1.0:

#### Table 46 Table 10-23 Alarm Mapping related to ALM6 Group

Alarm Index	Module	Description
ALM6[31:0]	Reserved	Reserved



## SMU\_TC.H010 Clearing individual SMU flags: use only 32-bit writes

The SMU registers shall only be written via 32-bit word accesses (i.e. ST.W instruction), as mentioned in table "Registers Overview" of the SMU chapter in the User's Manual.

If any other instruction such as LDMST or SWAPMSK.W is used to modify only a few bits in the 32-bit register, then this may have the effect of modifying/clearing unintended bits.

## Recommendation (Examples in C Language)

- **Example 1**: To clear status flag SF2 in register AG0, use:
  - SMU\_AG0.U = 0x0000 0004;
- Example 2: To clear status flags EF2 in register RMEF and RMSTS, use:
  - SMU\_RMEF.U = 0xFFFF FFFB;
  - SMU\_RMSTS.U = 0xFFFF FFFB;

Here the <REGISTER>.U implies writing to the register as an unsigned integer, which normally results in a compiler translation into an ST.W instruction.

#### Safety Considerations

As long as software uses only 32-bit writes to the SMU registers, there is no risk of malfunction.

In case the software does not use 32-bit writes (and for example uses bit-wise operations such as LDMST instructions instead) – then potentially unintended flags may be written and modified in the SMU registers. Depending on the application, this may potentially have an impact on safety and/or diagnostics.

Note: The SMU reaction itself (e.g. alarm action triggering) is not affected even if the software unintentionally clears additional bits by not using a 32-bit write as recommended.



# <u>SMU\_TC.H013</u> Increased Fault Detection for SMU Bus Interface (SMU\_CLC Register)

Transient faults can possibly affect the SMU\_CLC register and lead to disabling the SMU\_core. This unintended switching off of SMU\_core cannot be detected if the FSP protocol is not used at all or used in FSP bi-stable mode.

## Recommendation

In order to increase the capability of the microcontroller to detect such faults it is recommended to:

- **Option 1:** Use FSP Dynamic dual-rail or Time-switching protocol only, don't use FSP bi-stable protocol.
- **Option 2:** In case FSP protocol is not used at all or Recommendation Option 1 is not possible, the [Application SW] shall read periodically, once per FTTI, the SMU\_CLC register to react on unintended disabled SMU.

# <u>SMU\_TC.H014</u> Unintended short pulse on FSP pins in Time switching or Dual-rail mode

Due to an internal synchronization issue, an unintended short pulse of a duration of around 80 ns can be seen on the FSP pins if the FSP pins are configured for Time switching or Dual-rail mode, and one of the following scenarios happens in the SMU state machine:

- scenario a): transition from START to RUN state
- scenario b): transition from FAULT to RUN (Fault-Free) state

## Recommendation

- Workaround for scenario a):
  - Enable FSP by writing SMU\_PCTL register 10 SPB clock cycles (or more) after sending SMU\_ReleaseFSP() command.
- Assessment for scenario b):
  - The pulse in scenario b), if it occurs, cannot be avoided but has no safety impact as the unintended pulse happens during the transition from fault state to fault-free state. This state transition is not considered as safety relevant.



# <u>SRI\_TC.H001</u> Using LDMST and SWAPMSK.W instructions on SRI mapped Peripheral Registers (range 0xF800 0000-0xFFFF FFFF)

The LDMST and SWAPMSK.W instructions in the AURIX<sup>™</sup> microcontrollers are intended to provide atomicity as well as bit-wise operations to a targeted memory location or peripheral register. They are also referred to as Read-Modify-Write (RMW) instructions.

The bit-manipulation functionality is intended to provide software a mechanism to write to individual bits in a register, without affecting other bits. The bits to be written can be selected via a mask in the instruction. Please refer to the TriCore Architecture Manual for further information about these instructions and their formats.

# **Restrictions for SRI mapped Peripherals**

The bit-manipulation functionality is supported only on registers accessed via the SPB bus, and is not supported on the SRI mapped peripheral range (i.e. address range 0xF800 0000 to 0xFFFF FFFF, including (if available) EBU, PMU0, SRI Crossbar, LMU, DAM, FFT, CPUx SFRs and CSFRs, MCDS, miniMCDS); see table "On Chip Bus Address Map of Segment 15" in chapter "Memory Map").

On the SRI mapped peripherals, usage of these instructions always results in all the bits of a register being written, and not just specific individual bits.

Note: The instructions are still executed atomically on the bus – i.e the SRI is locked between the READ and the WRITE transaction.

# <u>STM\_TC.H001</u> Effect of kernel reset on interrupt outputs STMIR0/1

The clock ratio  $f_{STM}$ :  $f_{SPB}$  is determined by the settings of bit fields STMDIV and SPBDIV in registers CCUCON1 and CCUCON0, respectively.

If  $f_{STM} \leq f_{SPB}$ , and a kernel reset of the STM module is performed in the same clock cycle where a compare match of the STM with the CMP0 or CMP1 registers occurs, a transition on the interrupt outputs STMIR0 or STMIR1 may occur. This may e.g. trigger the External Request Unit (ERU), or set the corresponding Service Request flags SRC\_STMmSR0.SRR or



SRC\_STMmSR1.SRR in the Interrupt Router (m = 0, 1, 2, depending on number of CPUs).

Note: For  $f_{STM} > f_{SPB}$ , this effect will not occur.

#### Recommendation

If  $f_{STM} \le f_{SPB}$ , set bits ICR.CMP0EN =  $0_B$  and ICR.CMP1EN =  $0_B$  to disable the compare match interrupts before performing the STM kernel reset.

## STM TC.H002 Access Protection for STM Control Registers

The access protection symbol 'P' to indicate Access Enable Register protection is missing in table "Registers Overview - STM Control Registers" of the STM chapter in the User's Manual for the STM registers CMP0, CMP1, CMCON, ICR, ISCR.

The STM registers CMP0, CMP1, CMCON, ICR, ISCR actually have protection via the Access Enable registers (ACCEN0/1), as shown in the following **Table 47**.

Short Name	Description	Offset Addr.	Access Mode		Reset
			Read	Write	-
CMP0	Compare Register 0	30 <sub>H</sub>	U, SV	U, SV, P	Application
CMP1	Compare Register 1	34 <sub>H</sub>	U, SV	U, SV, P	Application
CMCON	Compare Match Control Register	38 <sub>H</sub>	U, SV	U, SV, P	Application
ICR	Interrupt Control Register	3C <sub>H</sub>	U, SV	U, SV, P	Application
ISCR	Interrupt Set/Clear Register	40 <sub>H</sub>	U, SV	U, SV, P	Application

## Table 47 Correction to Table Registers Overview - STM Control Registers



# STM\_TC.H003 Suspend control for STMx - Documentation Update

In contrast to the register description of bit OCS.SUS in the STM chapter of the current User's Manual, the suspend functionality of STMx is controlled by signal CPUxSUSOUT of the corresponding CPUx (and not by the signal coming from the OCDS Trigger Switch (OTGS)).

Therefore, the description for bit OCS.SUS in the STM chapter should read:

 "Controls the sensitivity to the suspend signal coming from the CPU (CPUxSUSOUT)".

## STM TC.H004 Access to STM registers while STMDIV = 0

If accesses to STM kernel registers are performed while field STMDIV =  $0_H$  in CCU Clock Control register CCUCON1 (i.e. clock  $f_{STM}$  is stopped),

- the SPB bus gets locked after the first access until a timeout (defined in BCU Control register field SBCU\_CON.TOUT) occurs;
- after the second access the STM slave will answer with RTY (retry) until the STM is clocked again with STMDIV > 0<sub>H</sub>.

#### Recommendation

Do not access any STM kernel register while CCUCON1.STMDIV =  $0_{H}$ .