

Smart high-side NMOS-power switch

ITS4200S-SJ-D



Features

- CMOS compatible input
- Switching all types of resistive, inductive and capacitive loads
- · Fast demagnetization of inductive loads
- Very low standby current
- Optimized electromagnetic compatibility (EMC)
- · Open drain diagnostic output for overtemperature and short circuit
- · Open load detection in OFF-state with external resistor
- Overload protection
- Current limitation
- · Short circuit protection
- Thermal shutdown with restart
- Overvoltage protection (including load dump)
- · Reverse battery protection with external resistor
- Loss of GND and loss of Vbb protection
- Electrostatic discharge protection (ESD)
- Green Product (RoHS compliant)

Potential applications

- · All types of resistive, inductive and capacitive loads
- Power switch for 12V, 24V and 45V DC applications with CMOS compatible control interface
- Open drain diagnosis feedback for overtemperature and short circuit
- Driver for electromagnetic relays
- Power management for high-side-switching with low current consumption in OFF-mode

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC.

Description

The ITS4200S-SJ-D is a protected 200m Ω single channel Smart High-Side NMOS-Power Switch in a PG-DSO-8 package with charge pump, CMOS compatible input and diagnostic feedback.






Table 1 Product summary

Parameter	Symbol	Values	
Overvoltage protection	V_{SAZmin}	62 V	
Operating voltage range	V_{S}	6V < V _S < 52V	
On-state resistance	R_{DSON}	typ. 150 m Ω	
Nominal load current	I _{L(nom)}	1.2 A	
Operating temperature range	$T_{\rm j}$	-40°C to 125°C	

Туре	Package	Marking
ITS4200S-SJ-D	PG-DSO-8	I200SD



Table of Contents

1	Block diagram and terms	4
2	Pin configuration	5
2.1	Pin assignment	5
2.2	Pin definitions and functions	5
3	General product characteristics	6
3.1	Absolute maximum ratings	6
3.2	Functional range	7
3.3	Thermal resistance	7
4	Electrical characteristics	8
5	Typical performance graphs	11
6	Application information	16
6.1	Application diagram	16
6.2	Diagnosis description	17
6.3	Special feature description	18
6.4	Typical application waveforms	19
6.5	Protection behavior	20
7	Package information	21
8	Revision history	22

3

Rev 1.1



Block diagram and terms



Block diagram and terms 1




Figure 1 **Block diagram**





Figure 2 **Terms - parameter definition**



Pin configuration

Pin configuration 2

Pin assignment 2.1



Pin configuration top view, PG-DSO-8 Figure 3

Pin definitions and functions 2.2

Pin	Symbol	Function
1	GND	Logic ground
2	IN	Input, controls the power switch; the powerswitch is ON when high
3	OUT	Output to the load
4	ST	Status flag; diagnosis feedback; NMOS open drain
5, 6, 7, 8	VS	Supply voltage (design the wiring for the maximum short circuit current and also for low thermal resistance)



General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 2 Absolute maximum ratings ¹⁾ at $T_j = 25^{\circ}$ C unless otherwise specified. Currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms"

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply voltage VS			1				
Voltage	V_{S}	-	_	52	V	-	4.1.1
Voltage for short circuit protection	$V_{\rm SSC}$	-	_	36	٧	_	4.1.2
Output stage OUT			•				
Output current; (short circuit current see electrical characteristics)	I _{OUT}	_	_	self limited	A	_	4.1.3
Input IN			1				
Current	I _{IN}	-5	_	5	mA	_	4.1.4
Status ST			•				
Current	I _{ST}	-5	-	5	mA	_	4.1.5
Temperatures				•	•		
Junction temperature	T _j	-40	-	125	°C	_	4.1.6
Storage temperature	$T_{\rm stg}$	-55	-	125	°C	-	4.1.7
Power dissipation	*	*	·	•	•	•	•
Ta = 25 °C ²⁾	P _{tot}	-	-	1.4	W	_	4.1.8
Inductive load switch-off energy dis	sipation		•				
$T_{\rm j}$ = 125 °C; $I_{\rm L}$ = 1A ³⁾	E _{AS}	_	-	125	mJ	single pulse	4.1.9
ESD susceptibility							
ESD susceptibility (input pin IN)	V _{ESD}	-1	-	1	kV	HBM ⁴⁾	4.1.10
ESD susceptibility (output pin OUT)	V _{ESD}	-6	-	6	kV	HBM ⁴⁾	4.1.12
ESD susceptibility (all other pins)	V_{ESD}	-4	_	4	kV	HBM ⁴⁾	4.1.11

¹⁾ Not subject to production test, specified by design.

Note:

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" the normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

²⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6 cm2 (one layer, 70mm thick) copper area for Vbb connection. PCB is vertical without blown air.

³⁾ Not subject to production test, specified by design.

⁴⁾ ESD susceptibility HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)



General product characteristics

3.2 Functional range

Table 3 Functional range

Parameter	Symbol		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Nominal operating voltage	V _s	6	_	52	V	V _s increasing	4.2.1

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

3.3 Thermal resistance

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Table 4 Thermal resistance¹⁾

Parameter	Symbol		Values	;	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Thermal resistance - junction to pin5	R _{thj-pin5}	-	23.3	_	K/W	-	4.3.1
Thermal resistance - junction to ambient - 1s0p, minimal footprint	R _{thJA_1s0p}	-	128.7	_	K/W	2)	4.3.2
Thermal resistance - junction to ambient - 1s0p, 300mm ²	R _{thJA_1s0p_300mm}	-	70.1	-	K/W	3)	4.3.3
Thermal resistance - junction to ambient - 1s0p, 600mm ²	R _{thJA_1s0p_600mm}	-	65.6	_	K/W	4)	4.3.4
Thermal resistance - junction to ambient - 2s2p	R _{thJA_2s2p}	_	55.4	-	K/W	5)	4.3.5
Thermal resistance - junction to ambient with thermal vias - 2s2p	R _{thJA_2s2p}	_	53.5	-	K/W	6)	4.3.6

¹⁾ Not subject to production test, specified by design

²⁾ Specified R_{thJA} value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, footprint; the product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 μ m Cu.

³⁾ Specified $R_{\rm thJA}$ value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, Cu, 300mm²; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 μ m Cu.

⁴⁾ Specified R_{thJA} value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, 600mm²; the product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 μ m Cu.

⁵⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu).

⁶⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board with two thermal vias; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu. The diameter of the two vias are equal 0.3mm and have a plating of 25 μ m with a copper heatsink area of 3mm x 2mm). JEDEC51-7: The two plated-through hole vias should have a solder land of no less than 1.25 mm diameter with a drill hole of no less than 0.85 mm diameter.

infine

Electrical characteristics

4 Electrical characteristics

Table 5 $V_S = 12 \text{ V to } 42 \text{ V}$; $T_j = -40 ^{\circ}\text{C}$ to $+125 ^{\circ}\text{C}$; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms"); typical values at $V_S = 13.5 \text{V}$, $T_i = 25 ^{\circ}\text{C}$

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Powerstage	•	•		•	•		•
NMOS ON resistance	R_{DSON}	-	150	200	mΩ	$I_{OUT} = 1A; T_j = 25$ °C; 9V < V_S < 52V; $V_{IN} = 5$ V	5.0.1
NMOS ON resistance	R _{DSON}	-	250	350	mΩ	$I_{OUT} = 1A; T_j = 125$ °C; 9V < V_S < 52V; $V_{IN} = 5$ V	5.0.2
Nominal load current; device on PCB ¹⁾	I _{LNOM}	1.2	_	_	А	T _{pin5} = 85°C	5.0.3
Timings of power stages ²⁾				•			
Turn ON time (to 90% of $V_{\rm out}$); L to H transition of $V_{\rm IN}$	t _{ON}	_	80	180	μs	$V_{\rm S}$ =13.5V; $R_{\rm L}$ = 47 Ω	5.0.4
Turn OFF time (to 10% of V_{out}); H to L transition of V_{IN}	t _{OFF}	_	80	200	μs	$V_{\rm S}$ =13.5V; $R_{\rm L}$ = 47 Ω	5.0.5
ON-slew rate; $\Delta V_{\rm OUT}/\Delta t$; (10 to 30% of $V_{\rm out}$); L to H transition of $V_{\rm IN}$	SR _{ON}	_	0.7	2.0	V/μs	$V_{\rm S}$ =13.5V; $R_{\rm L}$ = 47 Ω	5.0.6
OFF-slew rate; $\Delta V_{\rm OUT}/\Delta t$; (70 to 40% of $V_{\rm out}$); H to L transition of $V_{\rm IN}$	SR _{OFF}	_	0.9	2.0	V/μs	$V_{\rm S}$ =13.5V; $R_{\rm L}$ = 47 Ω	5.0.7
Under voltage lockout (charge pump	start-sto	p-rest	art)		11	,	
Supply undervoltage; charge pump stop voltage	V _{SUV}	_	-	4	V	$V_{\rm S}$ decreasing $-40^{\circ}{\rm C} < T_{\rm j} < 85^{\circ}{\rm C}$	5.0.8
Supply undervoltage; Charge pump stop voltage	V _{SUV}	-	-	5.5	V	$V_{\rm S}$ decreasing; $T_{\rm j}$ = 125°C	5.0.9
Supply startup voltage; Charge pump restart voltage	V _{SSU}	_	4	5.5	V	$V_{\rm S}$ increasing	5.0.10
Current consumption							
Operating current	I_{GND}	_	0.8	2	mA	V _{IN} = 5V	5.0.11
Standby current	I _{SSTB}	_	_	15	μΑ	V_{IN} = 0V; V_{OUT} = 0V -40°C < T_j < 85°C	5.0.12
Standby current	I _{SSTB}	_	_	18	μΑ	$V_{IN} = 0V; T_j = 125^{\circ}C$	5.0.13
Output leakage current	I _{OUTLK}	-	-	5	μΑ	V _{IN} = 0V; V _{OUT} = 0V	5.0.14
Protection functions 3)							
Initial peak short circuit current limit	I _{LSCP}	-	_	9	A	$T_{\rm j}$ = -40°C; $V_{\rm S}$ = 20V; $V_{\rm IN}$ = 5.0V; $t_{\rm m}$ = 150 μ s	5.0.15
Initial peak short circuit current limit	I _{LSCP}	_	6.5	_	А	$T_{\rm j}$ = 25°C; $V_{\rm S}$ = 20V; $V_{\rm IN}$ = 5.0V; $t_{\rm m}$ = 150 μ s	5.0.16



Electrical characteristics

Table 5 $V_S = 12 \text{ V to } 42 \text{ V}; T_j = -40 ^{\circ}\text{C to } + 125 ^{\circ}\text{C};$ all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms"); typical values at $V_S = 13.5 \text{ V}, T_j = 25 ^{\circ}\text{C}$

Parameter	Symbol	Values			Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Initial peak short circuit current limit	I _{LSCP}	4	-	-	A	$T_{\rm j}$ =125°C; $V_{\rm S}$ = 20V; $V_{\rm IN}$ = 5.0V; $t_{\rm m}$ = 150 μ s	5.0.17	
Initial peak short circuit current limit 4)	I _{LSCP}	-	5	-	A	$V_{\rm S} > 40V; V_{\rm IN} = 5.0V;$ $t_{\rm m} = 150 \mu \rm s$	5.0.18	
Repetitive short circuit current limit $T_j = T_{jTrip}$; see timing diagrams	I _{LSCR}	-	6	-	Α	$V_{\rm IN} = 5.0 \text{V}; V_{\rm S} < 40 \text{V}$	5.0.19	
Repetitive short circuit current limit $T_j = T_{jTrip}$; see timing diagrams	I _{LSCR}	_	4.5	_	Α	$V_{\rm IN} = 5.0 \text{V}; V_{\rm S} > 40 \text{V}$	5.0.20	
Output clamp at $V_{OUT} = V_S - V_{DSCL}$ (inductive load switch off)	$V_{\rm DSCL}$	59	63	-	V	<i>I</i> _S = 4mA	5.0.22	
Overvoltage protection $V_{\text{OUT}} = V_{\text{S}} - V_{\text{ONCL}}$	V _{SAZ}	62	-	_	V	I _S = 4mA	5.0.23	
Thermal overload trip temperature	$T_{\rm jTrip}$	150	_	_	°C	-	5.0.24	
Thermal hysteresis	T_{HYS}	_	10	-	K	_	5.0.25	
Reverse battery ⁵⁾	1						1	
Continuous reverse battery voltage	V_{SREV}	-	-	52	V	_	5.0.26	
Forward voltage of the drain-source reverse diode	V _{FDS}	_	600	-	mV	$I_{FDS} = 200 \text{mA};$ $V_{IN} = 0V;$ $T_{j} = 125 ^{\circ}\text{C}$	5.0.27	
Input interface; pin IN								
Input turn-ON voltage (logic input high-level)	V _{INON}	2.2	_	_	V	-	5.0.28	
Input turn-OFF voltage (logic input low-level)	V _{INOFF}	-	-	0.8	V	-	5.0.29	
Input threshold hysteresis	V_{INHYS}	_	0.4	-	V	_	5.0.30	
Off state input current	I _{INOFF}	1	-	25	μΑ	V _{IN} = 0.7V	5.0.31	
On state input current	I _{INON}	3	_	25	μΑ	V _{IN} = 5.0V	5.0.32	
Input resistance	R _{IN}	2.0	3.5	5.0	kΩ	-	5.0.33	
Status output (NMOS open drain); pir	n ST							
Status output zener voltage	$V_{\rm STZ}$	5.4	6.1	6.8	V	I _{ST} = 1.6mA	5.0.34	
Status output low voltage	$V_{\rm STLO}$	_	-	0.4	V	$I_{ST} = 1.6 \text{mA}; T_j < 25^{\circ}\text{C}$	5.0.35	
Status output low voltage	$V_{\rm STLO}$	_	-	0.6	V	$I_{ST} = 1.6 \text{mA}; T_{j} < 125 ^{\circ}\text{C}$	5.0.36	
Status leakage current	I _{STLK}	-	-	2	μΑ	$V_{\rm ST} = 5V; T_{\rm j} < 105^{\circ}{\rm C}$	5.0.37	
Status invalid time after positive input slope ⁶⁾⁷⁾	$t_{ m dP}$	-	120	160	μs	V _S = 13.5V	5.0.38	
Status invalid time after negative input slope 8)9)	t _{dN}	-	250	400	μs	V _S = 13.5V	5.0.39	



Electrical characteristics

 $V_{\rm S}$ =12 V to 42 V; $T_{\rm i}$ = -40°C to +125°C; all voltages with respect to ground, currents flowing Table 5 into the device unless otherwise specified in chapter "Block Diagram and Terms"); typical values at $V_s = 13.5V$, $T_i = 25$ °C

Parameter	Symbol	Values			Unit	Note or	Number
		Min.		Max.		Test Condition	
Diagnostic characteristics	-						<u> </u>
Short circuit detection voltage	V_{OUTSC}	-	2.8	-	V	_	5.0.40
Open load detection voltage ¹⁰⁾	V_{OUTOL}	_	3	4	٧	_	5.0.41
Internal pull down resistor ¹¹⁾	R_{OUTPD}	_	200	_	kΩ	<i>V</i> _{OUT} = 4V	5.0.42

- 1) Device on 50mm x 50mm x 1,5mm epoxy FR4 PCB with 6cm² (one layer copper 70um thick) copper area for supply voltage connection. PCB in vertical position without blown air.
- 2) Timing values only with high slewrate input signal; otherwise slower.
- 3) Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.
- 4) No subject to production test; specified by design.
- 5) Requires a 150 Ω resistor in GND connection. The reverse load current trough the intrinsic drain-source diode of the power-MOS has to be limited by the connected load. Power dissipation is higher compared to normal operation due to the voltage drop across the drain-source diode. The temperature protection is not functional during reverse current operation! Input current has to be limited (see max ratings).
- 6) No delay time after overtemperature switch off and short circuit in on-state.
- 7) No subject to production test; specified by design.
- 8) No delay time after overtemperature switch off and short circuit in on-state.
- 9) No subject to production test; specified by design.
- 10) External pull up resistor required for open load detection in off state.
- 11) No subject to production test; specified by design.

ITS4200S-SJ-D


Typical performance graphs




Typical performance graphs 5

Typical characteristics


Transient thermal impedance Z_{thJA} versus pulse time t_p @ 6cm² heatsink area




On-resistance R_{DSON} versus junction temperature Ti



Transient thermal impedance Z_{thJA} versus pulse time t_p @ min. footprint



On-resistance R_{DSON} versus supply voltage Vs




infineon


Typical performance graphs

Typical characteristics


Switch ON time t_{ON} versus junction temperature T_i




ON slewrate SR_{ON} versus junction temperature T_i



Switch OFF time t_{OFF} versus junction temperature T_{i}



OFF slewrate SR_{OFF} versus junction temperature T_i




infineon


Typical performance graphs

Typical characteristics


Standby current I_{SSTB} versus junction temperature T_{j}




Initial peak short circuit current limit I_{LSCP} versus junction temperature T_i



Output leakage current I_{OUTLK} versus junction temperature T_{i}



Initial short circuit shutdown time t_{SCOFF} versus junction temperature T_{j}







Typical performance graphs

Typical characteristics


Input current consumption $I_{\rm IN}$ versus junction temperature $T_{\rm j}$




Input threshold voltage $V_{\text{INH,L}}$ versus junction temperature T_{i}



Input current consumption $I_{\rm IN}$ versus input voltage $V_{\rm IN}$



Input threshold voltage $V_{\rm INH,L}$ versus supply voltage $V_{\rm S}$




infineon


Typical performance graphs

Typical characteristics


Max. allowable load inductance L versus load current $I_{\rm L}$




Status delay time $t_{\rm N,\,P}$ versus supply voltage $V_{\rm S}$



Max. allowable Inductive single pulse Switch-off energy $E_{\rm AS}$ versus load current $I_{\rm L}$



Internal output pull down resistor R_{OUTOPD} versus supply voltage V_{S}





Application information

6 Application information

6.1 Application diagram

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty for a certain functionality, condition or quality of the device.




Figure 4 Application diagram

The ITS4200S-SJ-D can be connected directly to the battery of a supply network. It is recommended to place a ceramic capacitor (e.g. $C_S = 220nF$) between supply and GND of the ECU to avoid line disturbances. Wire harness inductors/resistors are sketched in the application circuit above.

The complex load (resistive, capacitive or inductive) must be connected to the output pin OUT.

A built-in current limit protects the device against destruction.

The ITS4200S-SJ-D can be switched on and off with standard logic ground related logic signal at pin IN.

In standby mode (IN=L) the ITS4200S-SJ-D is deactivated with very low current consumption.

The output voltage slope is controlled during on and off transition to minimize emissions. Only a small ceramic capacitor COUT=1nF is recommended to attenuate RF noise.

In the following chapters the main features, some typical waverforms and the protection behavior of the ITS4200S-SJ-D is shown. For further details please refer to application notes on the Infineon homepage.

infineon

Application information

6.2 Diagnosis description

For diagnostic purpose the device provides a digital output pin ST in order to indicate fault conditions.

The status output (ST) of the ITS4200S-SJ-D is a high voltage open drain output.

In "normal" operation mode the NMOS open drain transistor is switched OFF.

The following truth table defines the status output.

Table 6 Truth table of diagnosis feature

Device operation	IN	OUT	ST	Comment
Normal operation	L	L	Н	
Normal operation	Н	Н	Н	
Short circuit to GND	L	L	Н	
Short circuit to GND	Н	L	L	OUT=L: $V_{\text{OUT}} < V_{\text{OUTSC}}$; Short circuit detection voltage; typ 2.8V
Short circuit to V _S (in OFF state)	L	Н	L	
Short circuit to V _S (in OFF state)	Н	Н	Н	
Overload	L	L	Н	
Overload	Н	Н	Н	OUT=H: V _{OUT} > V _{OUTSC} ; Short circuit detection voltage; typ 2.8V
Overtemperature	L	L	Н	
Overtemperature	Н	L	L	
Open load in OFF state	L	Z	Н	OUT=Z: high impedance; potential depends on external circuit
Open load in OFF state	L	Н	L	with external resistor between V _S and OU1


(infin

Application information

6.3 Special feature description

Supply over voltage:

Supply reverse voltage:




If over-voltage is applied to the $\ensuremath{\text{V}}_{\ensuremath{\text{S}}}\text{-Pin}$:

Voltage is limited to V_{ZDSAZ}; current can be calculated:

 $I_{ZDSAZ} = (V_S - V_{ZDSAZ}) / R_{GND}$

A typical value for RGND is 150Ω .

In case of ESD pulse on the input pin there is in both polarities a peak current $I_{INpeak} \sim V_{ESD} / R_{IN}$



If reverse voltage is applied to the device:

1.) Current via load resistance RL:

 $I_{Rev1} = (V_{Rev} - V_{FDS}) / R_L$


2.) Current via Input pin IN and dignostic pin ST:

$$\begin{split} I_{Rev2} = I_{ST} + I_{IN} \sim (V_{Rev} - V_{CC})/R_{IN} + (V_{Rev} - V_{CC})/R_{ST1,2} \\ \text{Current } I_{ST} \text{ must be limited with the extrernal series} \\ \text{resistor } R_{STS}. \text{ Both currents will sum up to:} \end{split}$$

$$I_{Rev} = I_{Rev1} + I_{Rev2}$$

Drain-Source power stage clamper V_{DSCL}:


Energy calculation:



When an inductive load is switched off a current path must be established until the current is sloped down to zero (all energy removed from the inductive load). For that purpose the series combination Z_{DSCL} is connected between Gate and Drain of the power DMOS acting as an active clamp .

When the device is switched off, the voltage at OUT turns negative until $V_{\mbox{\scriptsize DSCL}}$ is reached.

The voltage on the inductive load is the difference between V_{DSCL} and $V_{\text{S}}.$



Energy stored in the load inductance is given by : $E_1 = I_1^{2*}L/2$

While demagnetizing the load inductance the energy dissipated by the Power-DMOS is:

$$E_{AS} = E_S + E_L - E_R$$

With an approximate solution for $R_L = 0\Omega$:


$$E_{AS} = \frac{1}{2} * L * I_{L}^{2} * \{(1 - V_{S} / (V_{S} - V_{DSCL}))\}$$

Figure 5 Special feature description



Application information

Typical application waveforms 6.4



Typical application waveforms of the ITS4200S-SJ-D Figure 6

Application information

Protection behavior 6.5




Figure 7 Protective behavior of the ITS4200S-SJ-D

ITS4200S-SJ-D



Package information

Package information 7




Figure 8 PG-DSO-81)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

21

Further information on packages

https://www.infineon.com/packages



Revision history

8 Revision history

Revision	Date	Changes
1.10		Datasheet updated: - ESD ratings for HBM updated according ANSI/ESDA/JEDEC JS-001 - Editorial changes
1.0	2012-09-01	Datasheet release

Trademarks

Edition 2019-07-25 Published by Infineon Technologies AG 81726 Munich, Germany

© 2012-09-01 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Z8F51106903

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.