

# **FEATURES**

- +3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20 years at temperature
- RoHS-compliant small footprint BGA and TSOP2 package
- · All products meet MSL-3 moisture sensitivity level

# **BENEFITS**

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM

# INTRODUCTION

The MR4A16B is a 16,777,216-bit magnetoresistive random access memory (MRAM) device organized as 1,048,576 words of 16 bits. The MR4A16B offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically pro-

tected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. To simplify fault tolerant design, the MR4A16B includes internal single bit error correction code with 7 ECC parity bits for every 64 data bits. The MR4A16B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR4A16B** is available in a small footprint 48-pin ball grid array (BGA) package and a 54-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.

The **MR4A16B** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C), and industrial temperature (-40 to +85 °C) operating temperature options.

# CONTENTS

| 1. DEVICE PIN ASSIGNMENT     | 3  |
|------------------------------|----|
| 2. ELECTRICAL SPECIFICATIONS | 4  |
| 3. TIMING SPECIFICATIONS     | 7  |
| 4. ORDERING INFORMATION      | 12 |
| 5. MECHANICAL DRAWING        | 13 |
| 6. REVISION HISTORY          | 15 |
| How to Reach Us              | 16 |
|                              |    |

1

# 1M x 16 MRAM

**MR4A16B** 







# **1. DEVICE PIN ASSIGNMENT**



#### Figure 1.1 Block Diagram

#### **Table 1.1 Pin Functions**

| Signal Name     | Function          |
|-----------------|-------------------|
| А               | Address Input     |
| Ē               | Chip Enable       |
| W               | Write Enable      |
| G               | Output Enable     |
| UB              | Upper Byte Enable |
| LB              | Lower Byte Enable |
| DQ              | Data I/O          |
| V <sub>DD</sub> | Power Supply      |
| V <sub>ss</sub> | Ground            |
| DC              | Do Not Connect    |
| NC              | No Connection     |



| 1     | 2              | 3     | 4     | 5              | 6     |   |
|-------|----------------|-------|-------|----------------|-------|---|
| (IB)  | $\overline{G}$ | A0    | (A1)  | (A2)           | NC    | A |
| DQU8  | UB             | (A3)  | (A4)  | $\overline{E}$ | DQL0  | В |
| DQU9  | (DQU10)        | (A5)  | (A6)  | DQL1           | DQL2  | С |
| Vss   | (DQU11)        | (A17) | (A7)  | (DQL3)         |       | D |
| VDD   | DQU12          | DC    | (A16) | (DQL4)         | Vss   | E |
| DQU14 | DQU13          | (A14) | (A15) | (DQL5)         | DQL6  | F |
| DQU15 | NC             | (A12) | (A13) | $\overline{W}$ | DQL7  | G |
| A18   | (A8)           | (A9)  | (A10) | (A11)          | (A19) | н |
|       |                |       |       |                |       |   |

|                  |    |    | 1 |                  |
|------------------|----|----|---|------------------|
| NC 🖂             | 1  | 54 |   | NC               |
| A19 🗖            | 2  | 53 |   | A <sub>18</sub>  |
| A <sub>o</sub> 🖂 | 3  | 52 |   | A <sub>17</sub>  |
| A1 🗖             | 4  | 51 |   | A <sub>16</sub>  |
| A <sub>2</sub> 🖂 | 5  | 50 |   | A15              |
| A3 🗔             | 6  | 49 |   | G                |
| A4 🗖             | 7  | 48 |   | ŪΒ               |
| Ē                | 8  | 47 |   | LB               |
| DQ₀ □            | 9  | 46 |   | DQ15             |
| DQ1              | 10 | 45 |   | DQ <sub>14</sub> |
| DQ2              | 11 | 44 |   | DQ <sub>13</sub> |
| DQ3 🖂            | 12 | 43 |   | DQ12             |
| Vdd 🗖            | 13 | 42 |   | Vss              |
| Vss 🖂            | 14 | 41 |   | Vdd              |
| DQ₄ 🗔            | 15 | 40 |   | DQ <sub>11</sub> |
| DQ₅ 🗔            | 16 | 39 |   | DQ10             |
| DQ6 🗖            | 17 | 38 |   | DQ,              |
| DQ7              | 18 | 37 |   | DQ <sub>8</sub>  |
| $\overline{W}$   | 19 | 36 |   | DC               |
| A5 🗖             | 20 | 35 |   | A <sub>14</sub>  |
| A <sub>6</sub> 🗔 | 21 | 34 |   | A <sub>13</sub>  |
| A7 🗖             | 22 | 33 |   | A <sub>12</sub>  |
| A <sub>8</sub> 🗔 | 23 | 32 |   | A <sub>11</sub>  |
| A, 🗖             | 24 | 31 |   | A <sub>10</sub>  |
| NC 🖂             | 25 | 30 |   | NC               |
| NC 🖂             | 26 | 29 |   | NC               |
| NC 🖂             | 27 | 28 |   | NC               |
|                  |    |    | J |                  |

#### 48-Pin BGA

#### 54-Pin TSOP2

| Ē <sup>1</sup> | $\overline{\mathbf{G}}^{1}$ | $\overline{\mathbf{W}}^{1}$ | <b>LB</b> <sup>1</sup> | <b>UB</b> <sup>1</sup> | Mode             | V <sub>DD</sub> Current           | <b>DQL[7:0]</b> <sup>2</sup> | DQU[15:8] <sup>2</sup> |
|----------------|-----------------------------|-----------------------------|------------------------|------------------------|------------------|-----------------------------------|------------------------------|------------------------|
| Н              | Х                           | Х                           | Х                      | Х                      | Not selected     | <sub>SB1</sub> ,   <sub>SB2</sub> | Hi-Z                         | Hi-Z                   |
| L              | Н                           | Н                           | Х                      | Х                      | Output disabled  | I <sub>DDR</sub>                  | Hi-Z                         | Hi-Z                   |
| L              | Х                           | Х                           | Н                      | Н                      | Output disabled  | l<br>DDR                          | Hi-Z                         | Hi-Z                   |
| L              | L                           | Н                           | L                      | Н                      | Lower Byte Read  | I DDR                             | D <sub>Out</sub>             | Hi-Z                   |
| L              | L                           | Н                           | Н                      | L                      | Upper Byte Read  | I <sub>DDR</sub>                  | Hi-Z                         | D <sub>Out</sub>       |
| L              | L                           | Н                           | L                      | L                      | Word Read        | I DDR                             | D <sub>Out</sub>             | D <sub>Out</sub>       |
| L              | Х                           | L                           | L                      | Н                      | Lower Byte Write | I <sub>DDW</sub>                  | D <sub>in</sub>              | Hi-Z                   |
| L              | Х                           | L                           | Н                      | L                      | Upper Byte Write | I <sub>DDW</sub>                  | Hi-Z                         | D <sub>in</sub>        |
| L              | Х                           | L                           | L                      | L                      | Word Write       | I <sub>DDW</sub>                  | D <sub>in</sub>              | D <sub>in</sub>        |

## **Table 1.2 Operating Modes**

<sup>1</sup> H = high, L = low, X = don't care

<sup>2</sup> Hi-Z = high impedance

# **2. ELECTRICAL SPECIFICATIONS**

#### **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits. The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field greater than the maximum field intensity specified in the maximum ratings.

| Symbol                 | Parameter                                     | Conditions             | Value                     | Unit |
|------------------------|---|------------------------|---------------------------|------|
| V <sub>DD</sub>        | Supply voltage <sup>2</sup>                   |                        | -0.5 to 4.0               | V    |
| V <sub>IN</sub>        | Voltage on an pin <sup>2</sup>                |                        | -0.5 to $V_{_{DD}}$ + 0.5 | V    |
| I <sub>out</sub>       | Output current per pin                        |                        | ±20                       | mA   |
| P <sub>D</sub>         | Package power dissipation <sup>3</sup>        |                        | 0.600                     | W    |
|                        | Tanan ayatu ya un day bias                    | Commercial             | -10 to 85                 | °C   |
| T <sub>BIAS</sub>      | Temperature under bias                        | Industrial             | -45 to 95                 | °C   |
| T <sub>stg</sub>       | Storage Temperature                           |                        | -55 to 150                | °C   |
| $T_{_{Lead}}$          | Lead temperature during solder (3 minute max) |                        | 260                       | °C   |
| H <sub>max_write</sub> | Maximum magnetic field                        | During Write           | 8000                      | A/m  |
| $H_{max\_read}$        | Maximum magnetic field                        | During Read or Standby | 0000                      | A/m  |

### Table 2.1 Absolute Maximum Ratings <sup>1</sup>

<sup>1</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

<sup>2</sup> All voltages are referenced to V<sub>ss</sub>. The DC value of V<sub>IN</sub> must not exceed actual applied V<sub>DD</sub> by more than 0.5V. The AC value of V<sub>IN</sub> must not exceed applied V<sub>DD</sub> by more than 2V for 10ns with I<sub>IN</sub> limited to less than 20mA.

<sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

#### **Table 2.2 Operating Conditions**

| Symbol          | Parameter              | Temp Range | Min               | Typical | Max                         | Unit |
|-----------------|------------------------|------------|-------------------|---------|-----------------------------|------|
| V <sub>DD</sub> | Power supply voltage   |            | 3.0 <sup>1</sup>  | 3.3     | 3.6                         | V    |
| V <sub>wi</sub> | Write inhibit voltage  |            | 2.5               | 2.7     | 3.0 <sup>1</sup>            | V    |
| V <sub>IH</sub> | Input high voltage     |            | 2.2               | -       | $V_{_{ m DD}}$ + 0.3 $^{2}$ | V    |
| V <sub>IL</sub> | Input low voltage      |            | -0.5 <sup>3</sup> | -       | 0.8                         | V    |
| -               | <b>-</b>               | Commercial | 0                 | -       | 70                          | °C   |
| T <sub>A</sub>  | Temperature under bias | Industrial | -40               | -       | 85                          | °C   |

<sup>1</sup> There is a 2 ms startup time once V<sub>DD</sub> exceeds V<sub>DD</sub> (min). See **Power Up and Power Down Sequencing** below.

- <sup>2</sup>  $V_{IH}(max) = V_{DD} + 0.3 V_{DC}; V_{IH}(max) = V_{DD} + 2.0 V_{AC}$  (pulse width  $\le 10$  ns) for  $I \le 20.0$  mA. <sup>3</sup>  $V_{IL}(min) = -0.5 V_{DC}; V_{IL}(min) = -2.0 V_{AC}$  (pulse width  $\le 10$  ns) for  $I \le 20.0$  mA.

## Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{_{DD}}$  on power up to  $V_{_{DD}}$ - 0.2 V or  $V_{_{IH}}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that a signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V<sub>DD</sub> goes below V<sub>WI</sub>, writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).

#### V<sub>WI</sub> Vdd **BROWNOUT or POWER LOSS** 2 ms 2 ms STARTUP RECOVER READ/WRITE NORMAL NORMAL READ/WRITE INHIBITED OPERATION OPERATION INHIBITED Vih Ε / Vih

## Figure 2.1 Power Up and Power Down Diagram

**Table 2.3 DC Characteristics** 

| Symbol                 | Parameter              | Conditions                | Min                   | Max                   | Unit |
|------------------------|------------------------|---------------------------|-----------------------|-----------------------|------|
| ا<br><sub>Ikg(I)</sub> | Input leakage current  | All                       | -                     | ±1                    | μΑ   |
| l <sub>lkg(O)</sub>    | Output leakage current | All                       | -                     | ±1                    | μΑ   |
| N                      | Output low voltage     | $I_{OL} = +4 \text{ mA}$  | -                     | 0.4                   | V    |
| V <sub>oL</sub>        | Output low voltage     | I <sub>oL</sub> = +100 μA |                       | V <sub>ss</sub> + 0.2 | V    |
|                        | Output high valtage    | I <sub>он</sub> = -4 mA   | 2.4                   | -                     | V    |
| V <sub>oh</sub>        | Output high voltage    | Ι <sub>οΗ</sub> = -100 μΑ | V <sub>DD</sub> - 0.2 | -                     | V    |

| Table 2.4 Power | <sup>·</sup> Supply | Characteristics |
|-----------------|---------------------|-----------------|
|-----------------|---------------------|-----------------|

| Symbol           | Parameter   | Typical | Мах | Unit |
|------------------|---|---------|-----|------|
| I ddr            | AC active supply current - read modes <sup>1</sup><br>(I <sub>OUT</sub> = 0 mA, V <sub>DD</sub> = max)  | 60      | 68  | mA   |
| I <sub>ddw</sub> | AC active supply current - write modes <sup>1</sup><br>(V <sub>DD</sub> = max)  | 152     | 180 | mA   |
| I <sub>SB1</sub> | AC standby current<br>$(V_{DD} = max, \overline{E} = V_{H})$<br><i>no other restrictions on other inputs</i>  | 9       | 14  | mA   |
| I <sub>SB2</sub> | CMOS standby current<br>$(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V})$<br>$(V_{DD} = \max, f = 0 \text{ MHz})$ | 5       | 9   | mA   |

<sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

# **3. TIMING SPECIFICATIONS**

## Table 3.1 Capacitance <sup>1</sup>

| Symbol           | Parameter                 | Typical | Max | Unit |
|------------------|---------------------------|---------|-----|------|
| C <sub>In</sub>  | Address input capacitance | -       | 6   | рF   |
| C <sub>In</sub>  | Control input capacitance | -       | б   | рF   |
| C <sub>I/O</sub> | Input/Output capacitance  | -       | 8   | рF   |

 $^{1}$ f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25 °C, periodically sampled rather than 100% tested.

### **Table 3.2 AC Measurement Conditions**

| Parameter  | Value    | Unit     |
|--|----------|----------|
| Logic input timing measurement reference level         | 1.5      | V        |
| Logic output timing measurement reference level        | 1.5      | V        |
| Logic input pulse levels                               | 0 or 3.0 | V        |
| Input rise/fall time                                   | 2        | ns       |
| Output load for low and high impedance parameters      |          | jure 3.1 |
| Output load for all other timing parameters See Figure |          | jure 3.2 |

## Figure 3.1 Output Load Test Low and High



## Figure 3.2 Output Load Test All Others



Read Mode

| eau moue          | Table 5.5 Read Cycle Thining                    |     |     |      |  |  |
|-------------------|---|-----|-----|------|--|--|
| Symbol            | Parameter                                       | Min | Max | Unit |  |  |
| t <sub>AVAV</sub> | Read cycle time                                 | 35  | -   | ns   |  |  |
| t <sub>AVQV</sub> | Address access time                             | -   | 35  | ns   |  |  |
| t <sub>elqv</sub> | Enable access time <sup>2</sup>                 | -   | 35  | ns   |  |  |
| t <sub>GLQV</sub> | Output enable access time                       | -   | 15  | ns   |  |  |
| t <sub>BLQV</sub> | Byte enable access time                         | -   | 15  | ns   |  |  |
| t <sub>AXQX</sub> | Output hold from address change                 | 3   | -   | ns   |  |  |
| t <sub>ELQX</sub> | Enable low to output active <sup>3</sup>        | 3   | -   | ns   |  |  |
| t <sub>GLQX</sub> | Output enable low to output active <sup>3</sup> | 0   | -   | ns   |  |  |
| t <sub>BLQX</sub> | Byte enable low to output active <sup>3</sup>   | 0   | -   | ns   |  |  |
| t <sub>EHQZ</sub> | Enable high to output Hi-Z <sup>3</sup>         | 0   | 15  | ns   |  |  |
| t <sub>GHQZ</sub> | Output enable high to output Hi-Z <sup>3</sup>  | 0   | 10  | ns   |  |  |
| t <sub>BHOZ</sub> | Byte high to output Hi-Z <sup>3</sup>           | 0   | 10  | ns   |  |  |

Table 3.3 Read Cycle Timing<sup>1</sup>

<sup>1</sup> W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

<sup>2</sup> Addresses valid before or at the same time  $\overline{E}$  goes low.

<sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.



| Symbol                                 | Parameter  | Min Max |    | Unit |
|--|--|---------|----|------|
| t <sub>AVAV</sub>                      | Write cycle time <sup>2</sup>                        | 35      | -  | ns   |
| t <sub>AVWL</sub>                      | Address set-up time                                  | 0       | -  | ns   |
| t <sub>AVWH</sub>                      | Address valid to end of write ( $\overline{G}$ high) | 20      | -  | ns   |
| t <sub>avwh</sub>                      | Address valid to end of write ( $\overline{G}$ low)  | 20      | -  | ns   |
| t <sub>wlwh</sub><br>t <sub>wleh</sub> | Write pulse width ( $\overline{G}$ high)             | 15      | -  | ns   |
| t <sub>wlwh</sub><br>t <sub>wleh</sub> | Write pulse width ( $\overline{G}$ low)              | 15      | -  | ns   |
| t <sub>DVWH</sub>                      | Data valid to end of write                           | 10      | -  | ns   |
| $t_{WHDX}$                             | Data hold time                                       | 0       | -  | ns   |
| t <sub>wlqz</sub>                      | Write low to data Hi-Z <sup>3</sup>                  | 0       | 15 | ns   |
| t <sub>whqx</sub>                      | Write high to output active <sup>3</sup>             | 3       | -  | ns   |
| t <sub>whax</sub>                      | Write recovery time                                  | 12      | -  | ns   |

Table 2.4 Write Cycle Timing 1 (W Controlled) 1

<sup>1</sup> All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- <sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLOZ}(max) < t_{WHQX}(min)$ .



# Figure 3.4 Write Cycle Timing 1 ( $\overline{W}$ Controlled)

|  | Table 5.5 Write Cycle Timing 2 (E Controlled)             |     |     |      |  |
|--|---|-----|-----|------|--|
| Symbol                                 | Parameter   | Min | Max | Unit |  |
| t <sub>AVAV</sub>                      | Write cycle time <sup>2</sup>                             | 35  | -   | ns   |  |
| t <sub>AVEL</sub>                      | Address set-up time                                       | 0   | -   | ns   |  |
| t <sub>AVEH</sub>                      | Address valid to end of write ( $\overline{G}$ high)      | 20  | -   | ns   |  |
| t <sub>AVEH</sub>                      | Address valid to end of write ( $\overline{G}$ low)       | 20  | -   | ns   |  |
| t <sub>eleh</sub><br>t <sub>elwh</sub> | Enable to end of write ( $\overline{G}$ high)             | 15  | -   | ns   |  |
| t <sub>eleh</sub><br>t <sub>elwh</sub> | Enable to end of write ( $\overline{G}$ low) <sup>3</sup> | 15  | -   | ns   |  |
| t <sub>dveh</sub>                      | Data valid to end of write                                | 10  | -   | ns   |  |
| t <sub>ehdx</sub>                      | Data hold time  | 0   | -   | ns   |  |
| t <sub>EHAX</sub>                      | Write recovery time                                       | 12  | -   | ns   |  |

Table 3.5 Write Cycle Timing 2 ( $\overline{E}$  Controlled) <sup>1</sup>

<sup>1</sup> All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>3</sup> If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

## Figure 3.5 Write Cycle Timing 2 ( $\overline{E}$ Controlled)



|  | Table 3.6 write Cycle Timing 3 (LB/OB Controlled)    |     |     |      |  |
|--|--|-----|-----|------|--|
| Symbol                                 | Parameter  | Min | Мах | Unit |  |
| t <sub>AVAV</sub>                      | Write cycle time <sup>2</sup>                        | 35  | -   | ns   |  |
| t <sub>AVBL</sub>                      | Address set-up time                                  | 0   | -   | ns   |  |
| t <sub>AVBH</sub>                      | Address valid to end of write ( $\overline{G}$ high) | 20  | -   | ns   |  |
| t <sub>AVBH</sub>                      | Address valid to end of write (G low)                | 20  | -   | ns   |  |
| t <sub>BLEH</sub><br>t <sub>BLWH</sub> | Write pulse width ( $\overline{G}$ high)             | 15  | -   | ns   |  |
| t <sub>BLEH</sub><br>t <sub>BLWH</sub> | Write pulse width ( $\overline{G}$ low)              | 15  | -   | ns   |  |
| t <sub>DVBH</sub>                      | Data valid to end of write                           | 10  | -   | ns   |  |
| t <sub>BHDX</sub>                      | Data hold time                                       | 0   | -   | ns   |  |
| t <sub>BHAX</sub>                      | Write recovery time                                  | 12  | -   | ns   |  |

Table 3.6 Write Cycle Timing 3 ( $\overline{LB}/\overline{UB}$  Controlled) <sup>1</sup>

<sup>1</sup> All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.



# Figure 3.6 Write Cycle Timing 3 (LB/UB Controlled)

# **4. ORDERING INFORMATION**

| Carrier Blank = Tray, R        | R = Tape & Reel       |
|--------------------------------|-----------------------|
| Speed 35 ns                    |                       |
| Package MA = FBGA, YS          | S = TSOP              |
| Temperature Range Blank= Comme | ercial (0 to +70 °C), |
| C= Industrial (-               | -40 to +85°C )        |
|                                |                       |
| Revision                       |                       |
|                                |                       |
| Data Width 16 = 16-bit         |                       |
| Type A = Asynchrono            | ious                  |
| Density 4=16Mb                 |                       |
| Magnetoresistive RAM           |                       |

# Figure 4.1 Part Numbering System

### **Table 4.1 Available Parts**

| Grade         | Temp Range   | Package   | Shipping Con-<br>tainer | Order Part Number |
|---------------|--------------|---|-------------------------|-------------------|
|               | 0 to +70 °C  | 48-BGA  | Trays                   | MR4A16BMA35       |
| Commercial    |              |   | Tape & Reel             | MR4A16BMA35R      |
| Commercial    |              | 54-TSOP2  | Trays                   | MR4A16BYS35       |
|               |              |   | Tape & Reel             | MR4A16BYS35R      |
|               |              | 48-BGA Tray MR4A16BCMA35<br>Tape & Reel MR4A16BCMA35R | Tray                    | MR4A16BCMA35      |
| la desetada l | 40 to 105%   |   | MR4A16BCMA35R           |                   |
| Industrial    | -40 to +85°C |   | Tray MR4A16BCYS35       | MR4A16BCYS35      |
|               |              | 54-TSOP2 Tape & Reel MR4A16BCY                        |                         | MR4A16BCYS35R     |

# **MR4A16B**

# **5. MECHANICAL DRAWING**

#### Figure 5.1 48-FBGA

// bbb C

(4)

-05



SOLDER BALL DIAMETER REFERS TO POST REFLOW CONDITION. THE PRE-REFLOW DIAMETER IS Ø 0.35mm

| Ref | Min       | Nominal   | Мах  |
|-----|-----------|-----------|------|
| А   | 1.19      | 1.27      | 1.35 |
| A1  | 0.22      | 0.27      | 0.32 |
| b   | 0.31      | 0.36      | 0.41 |
| D   |           | 10.00 BSC |      |
| E   | 10.00 BSC |           |      |
| D1  | 5.25 BSC  |           |      |
| E1  | 3.75 BSC  |           |      |
| DE  |           | 0.375 BSC |      |
| SE  | 0.375 BSC |           |      |
| е   | 0.75 BSC  |           |      |

| Ref | Tolerance of, from and position |
|-----|---------------------------------|
| ааа | 0.10                            |
| bbb | 0.10                            |
| ddd | 0.10                            |
| eee | 0.15                            |
| fff | 0.08                            |

TOP VIEW





#### Print Version Not To Scale

- 1. Dimensions in Millimeters.
- 2. The 'e' represents the basic solder ball grid pitch.
- (3) 'b' is measurable at the maximum solder ball diameter in a plane parallel to datum C.
- (4.) Dimension 'ddd' is measured parallel to primary datum C.
- 5 Primary datum C (seating plane) is defined by the crowns

of the solder balls.

6. Package dimensions refer to JEDEC MO-205 Rev. G.

# **MR4A16B**

# **5. MECHANICAL DRAWING**



| Ref | Min      | Nominal | Мах   |
|-----|----------|---------|-------|
| А   |          |         | 1.20  |
| A1  | 0.05     | 0.10    | 0.15  |
| A2  | 0.95     | 1.00    | 1.05  |
| b   | 0.30     | 0.35    | 0.45  |
| с   | 0.12     |         | 0.21  |
| D   | 22.10    | 22.22   | 22.35 |
| E   | 11.56    | 11.76   | 11.95 |
| E1  | 10.03    | 10.16   | 10.29 |
| е   | 0.80 BSC |         |       |
| L   | 0.40     | 0.50    | 0.60  |
| L1  | 0.80 REF |         |       |
| R1  | 0.12     | -       | -     |
| R2  | 0.12     | -       | 0.25  |
| θ   | 0°       | -       | 8°    |
| θ1  | 0.40     | -       | -     |
| θ2  | 15° REF  |         |       |
| θ3  |          | 15° REF |       |





#### **Print Version Not To Scale**

- 1. Dimensions in Millimeters.
- 2. Package dimensions refer to JEDEC MS-024



# **6. REVISION HISTORY**

| Rev  | Date                  | Description of Change  |
|------|-----------------------|--|
| 1    | May 29, 2009          | Establish Speed and Power Specifications   |
| 2    | July 27, 2009         | Increase BGA Package to 11 mm x 11 mm  |
| 3    | Nov 26, 2009          | Changed ball definition of H6 to A19 and G2 to NC in Figure 1.2.   |
| 4    | Mar 10, 2010          | Changed speed marking and timing specs to 35 ns part. Changed BGA package to 10 mm x 10mm  |
| 5    | Apr 7, 2010           | Added 54-TSOP package options.   |
| 6    | Oct 7, 2011           | Added AEC-Q100 Grade 1 product option. Max. magnetic field during write (H <sub>max_write</sub> ) increased to 8000 A/m. Revised IDDW typical from110 to 152mA, max from TBD to 180mA; IDDR max from TBD to 68mA; ISB1 typical from 11 to 9ma; ISB2 from typical 7 to 5mA. |
| 7    | Oct 28, 2011          | Added note to BGA package option products are MSL-6 only, MSL-3 qualification underway.<br>Fixed typo on BGA drawing: Top View incorrectly labeled Bottom View.  |
| 8    | August 6, 2012        | Figure 2.1 Power Up and Power Down Timing redrawn. Added 54-TSOP illustrations. Reformatted all parametric tables. Reformatted Table 4.1 Ordering Part Numbers.  |
| 9    | August 27, 2013       | Corrected the AEC Q-100 Grade A ordering option to be available in 54-TSOP2, not 48-BGA.   |
| 9.1  | Jaunary 29,<br>2014   | Corrected minor typo in Ordering PN table.   |
| 10   | April 25, 2014        | AEC-Q100 removed until qualified product is available.   |
| 11   | September 17,<br>2014 | 48-BGA package options moisture sensitivity level upgraded to MSL-5.   |
| 11.1 | May 19, 2015          | Revised Everspin contact information.  |
| 11.2 | June 11, 2015         | Corrected Japan Sales Office telephone number.   |
| 11.3 | July 29, 2015         | Minor correction to the 'ddd' tolerance value for the BGA Package (Note 4.)  |
| 11.4 | March 11, 2016        | The BGA package moisture sensitivity level rating is changed to MSL-6 in Table 4.1.  |
| 11.5 | November 22,<br>2016  | The BGA package moisture sensitivity level rating is changed to MSL-5 in Table 4.1.  |
| 11.6 | May 09, 2017          | All products meet MSL-3 moisture sensitivity level   |
| 11.7 | March 23, 2018        | Updated the Contact Us table   |

# 7. HOW TO CONTACT US

#### How to Reach Us:

Home Page: www.everspin.com

#### World Wide Information Request WW Headquarters - Chandler, AZ

5670 W. Chandler Blvd., Suite 100 Chandler, Arizona 85226 Tel: +1-877-480-MRAM (6726) Local Tel: +1-480-347-1111 Fax: +1-480-347-1175 support@everspin.com orders@everspin.com sales@everspin.com

Europe, Middle East and Africa Everspin Europe Support support.europe@everspin.com

Japan Everspin Japan Support support.japan@everspin.com

#### Asia Pacific

Everspin Asia Support support.asia@everspin.com

#### Filename:

EST00352\_MR4A16B\_Datasheet\_Rev11.7032318

#### Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin<sup>™</sup> and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © 2018 Everspin Technologies, Inc.

