MAX98358

PDM Input Class D Audio Power Amplifier

General Description

The MAX98358 is a digital pulse-density modulated (PDM) input Class D power amplifier that provides Class AB audio performance with Class D efficiency. This IC offers five selectable gain settings (3dB, 6dB, 9dB, 12dB, and 15dB) set by a single gain-select input (GAIN). The IC can be configured to produce a left channel, right channel, or (left/2 + right/2) output from the stereo input data.

The MAX98358 takes a stereo pulse density modulated (SPDM) input signal directly into the DAC. Data on the rising edge of PDM_CLK is considered left-channel data while data on the falling PDM_CLK edge is right channel. A mono sum feature is also implemented with SPDM data input by summing the data from both rising and falling clock edges.

Active emissions-limiting, edge-rate limiting, and overshoot control circuitry greatly reduce EMI. A filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional Class D devices and reduces the component count of the solution.

The IC is available in 9-pin WLP ($1.345 \, \text{mm} \times 1.435 \, \text{mm} \times 0.64 \, \text{mm}$) and 16-pin TQFN ($3 \, \text{mm} \times 3 \, \text{mm} \times 0.75 \, \text{mm}$) packages and is specified over the -40°C to +85°C temperature range.

Applications

- Notebook and Netbook Computers
- Cellular Phones
- Tablets
- Portable Media Players

<u>Ordering Information</u> and <u>Functional Diagram</u> appears at end of data sheet.

Features

- Single-Supply Operation (2.5V to 5.5V)
- 3.2W Output Power into 4Ω at 5V
- 1.8mA Quiescent Current (V_{DD} = 3.7V)
- 92% Efficiency (R_L = 8Ω, P_{OUT} = 1.5W)
- 29µV_{RMS} Output Noise (A_V = 6dB)
- Low 0.013% THD+N at 1kHz
- Supported PDM_CLK Rates of 1.84MHz-4.32MHz and 5.28MHz-8.64MHz
- Supports Left, Right, or Left/2 + Right/2 Outputs
- Sophisticated Edge Rate Control Enables Filterless Class D Outputs
- 77dB PSRR at 217Hz
- Low RF Susceptibility Rejects TDMA Noise from GSM Radios
- Extensive Click-and-Pop Reduction Circuitry
- Robust Short-Circuit and Thermal Protection
- Available in Space-Saving Packages:
 1.345mm x 1.435mm WLP (0.4mm Pitch)
 3mm x 3mm TQFN

Simplified Block Diagram






TABLE OF CONTENTS

General Description	1
Applications	1
Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	4
Package Thermal Characteristics	4
Electrical Characteristics	4
Typical Operating Characteristics	7
General	7
Speaker Amplifier	8
Bump/Pin Configurations	. 15
Bump/Pin Description	. 15
Detailed Description	. 16
Digital Audio Interface	. 16
Supported PDM_CLK Rates	. 16
PDM_CLK Jitter Tolerance	. 16
PDM Timing Characteristics	17
Standby Mode	17
SDMODE Pin and Shutdown Operation	17
Class D Speaker Amplifier	. 18
Ultra-Low EMI Filterless Output Stage	. 18
Speaker Current Limit	. 18
Gain Selection	. 18
Click-and-Pop Suppression	. 18
Filterless Class D Operation	. 22
Power-Supply Input	. 22
Layout and Grounding	. 22
WLP Applications Information	. 22
Functional Diagram	. 23
Ordering Information	. 23
Package Information	. 24
Revision History	. 27

PDM Input Class D Audio Power Amplifier

LIST OF FIGURES	
Figure 1. PDM Audio Interface Timing Diagram	7
Figure 2. PDM Digital Audio Interface Timing	17
Figure 3. SDMODE Resistor Connection Using Open-Drain Driver	19
Figure 4. SDMODE Resistor Connection Using Push-Pull Driver	19
Figure 5. EMI with 12in of Speaker Cable and No Output Filtering	19
Figure 6. Left-Channel Operation with 6dB Gain	20
Figure 8. Right-Channel Operation with 6dB Gain	20
Figure 7. Left-Channel Operation with 12dB Gain	20
Figure 9. Stereo Operation Using Two MAX98358s	21
Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB Gain	22
Figure 11. MAX98358 WLP Ball Dimensions	22
LIST OF TABLES	
Table 1. PDM_CLK Channel Select	16
Table 2. PDM_CLK Rates	16
Table 3. Calculated PDM_CLK Rates	16
Table 4. RMS Jitter Tolerance	16
Table 5. SDMODE Control	17
Table 6. Examples of SDMODE Pullup Resistor Values	18
Table 7 Gain Selection	18

Absolute Maximum Ratings

V _{DD} , PDM_CLK and PDM_DATA to GND(0.3V to +6V
All Other Pins to GND0.3V to (V	$I_{DD} + 0.3V$
Continuous Current In/Out of V _{DD} /GND/OUT	±1.6A
Continuous Input Current (all other pins)	±20mA
Duration of OUT_ Short Circuit to GND or V _{DD}	Continuous
Duration of OUTP Short to OUTN	Continuous

Continuous Power Dissipation	($T_A = +70^{\circ}C$)
WLP (derate 13.7mW/°C above +70°C)	1096mW
TQFN (derate 20.8mW/°C above +70°C)	1666mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C
Lead Temperature (soldering, 10s, TQFN)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

WI P

C/W

Junction-to-Ambient Thermal Resistance (θ_{JA}).......73°C/W Junction-to-Case Thermal Resistance (θ_{JC})......50°C/W

TQFN Junction-to-Ambient Thermal Resistance (θ_{JA})........48°C/W Junction-to-Case Thermal Resistance (θ_{JC}).......7°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, Z_{SPK} = ∞ , T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{DD}	Guaranteed by PSSR test		2.5		5.5	V
Undervoltage Lockout	UVLO			1.4	1.8	2.3	V
Quiescent Current		T _A = +25°C			2.2	2.7	А
Quiescent Current	I _{DD}	T _A = +25°C, V _{DD} =	3.7V		1.8	2.2	mA
Shutdown Current	I _{SHDN}	SD_MODE = 0V, TA	= +25°C		0.6	2	μA
Standby Current	ISTNDBY	SD_MODE = 1.8V, I	no PDM_CLK,		340	400	μА
Turn-On Time	t _{ON}	Time from receipt of operation	Time from receipt of first clock cycle to full operation		0.6	0.7	ms
Output Offset Voltage	Vos	T _A = +25°C, gain =	T _A = +25°C, gain = 15dB		±0.3	±2.5	mV
Click and Dan Lavel	l.	Peak voltage, T _A = +25°C, A-weighted,			-72		- dBV
Click-and-Pop Level	K _{CP}	32 samples per second (Note 3)	Out of shutdown		-66		аву
		$V_{DD} = 2.5V \text{ to } 5.5V,$	T _A = +25°C	60	75		
Power-Supply Rejection Ratio	r-Supply Rejection Ratio PSRR $T_A = +25^{\circ}C$ $f = 217Hz$, $200mV_{P-P}$ ripple		77		dB		
		(Notes 3, 4)	f = 10kHz, 200mV _{P-P} ripple		60		

Electrical Characteristics (continued)

 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, Z_{SPK} = ∞ , T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			$Z_{SPK} = 4\Omega + 33\mu H$		3.2		
Output Power (Note 3)		THD+N 10%	$Z_{SPK} = 8\Omega + 68\mu H$		1.8		
	Pe	11101111070	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.93		
Output Fower (Note 3)	Pout		$Z_{SPK} = 4\Omega + 33\mu H$		2.5		W
		THD+N = 1%	$Z_{SPK} = 8\Omega + 68\mu H$		1.4		
		1710	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.77		
		$f = 1kHz$, $P_{OUT} = 1$ $Z_{SPK} = 4\Omega + 33\mu H$			0.02	0.06	
Total Harmonic Distortion + Noise	THD+N	$f = 1 \text{kHz}, P_{OUT} = 1 \text{V}$ $Z_{SPK} = 4\Omega + 33 \mu \text{H}$			0.02		%
		$f = 1kHz$, $P_{OUT} = 0$. $Z_{SPK} = 8\Omega + 68FH$.5W, T _A = +25°C,		0.013		
Dynamic Range	DR	A-weighted, PDM_0 V _{RMS} = 2.54V	CLK = 6.144MHz,		99		dB
Output Noise	V _N	A-weighted (Note 4)		29		μV _{RMS}
	A _V	GAIN = GND through 100kΩ		14.4	15	15.6	dB
		GAIN = GND		11.4	12	12.6	
Gain (Relative to a 2.1dBV Reference Level)		GAIN = unconnected		8.4	9	9.6	
		GAIN = V _{DD}		5.4	6	6.6	
		GAIN = V_{DD} through $100k\Omega$		2.4	3	3.6	
Current Limit	I _{LIM}				2.8		Α
Efficiency	h	$Z_{SPK} = 8\Omega + 68\mu H,$ f = 1kHz, gain = 120			92		%
DAC Gain Error					1		%
Frequency Response					±0.5		dB
Class D Oscillator Frequency	fosc				330		kHz
Spread-Spectrum Bandwidth					±20		kHz
DIGITAL AUDIO INTERFACE							
PDM_CLK High Frequency Range	fCLKH			5.28		8.64	MHz
PDM_CLK Low Frequency Range	f _{CLKL}			1.84		4.32	MHz
PDM_CLK High Time	t _{PDM_CLKH}			40			ns
PDM_CLK Low Time	t _{PDM_CLKL}			40			ns
Maximum Low-Frequency PDM_CLK Jitter		RMS jitter below 40kHz			0.5		ns
Maximum Low-Frequency PDM_CLK Jitter		RMS jitter above 40)kHz		12		ns

Electrical Characteristics (continued)

 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = V_{DD} (+6dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, Z_{SPK} = ∞ , T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V _{IH}	Digital audio inputs	1.3			V
Input Low Voltage	V _{IL}	Digital audio inputs			0.6	V
Input Leakage Current	I _{IH} , I _{IL}	V_{IN} = 0V, V_{DD} = 5.5V, T_A = +25°C	-1		+1	μA
Input Capacitance	C _{IN}			3		pF
PDM Ones Density		Maximum		75		- %
PDIVI Offes Defisity		Minimum		25		70
PDM_DATA to PDM_CLK Setup Time	tSETUP		10			
PDM_DATA to PDM_CLK Hold Time	t _{HOLD}		10			ns
SD_MODE COMPARATOR TRI	POINTS					
В0			0.08	0.16	0.355	
B1		See SD_MODE and shutdown operation for details	0.65	0.77	0.825	V
B2		Tor details	1.245	1.4	1.5	
SD_MODE Pulldown Resistor	R _{PD}		92	100	108	kΩ
GAIN COMPARATOR TRIP PO	NTS					
		A _V = 3dB gain	0.65 x		0.85 x	
		71V - 34B gain	V _{DD}		V _{DD}	
		A _V = 6dB gain	0.9 x V _{DD}		V_{DD}	
	Varia	A _V = 9dB gain	0.4 x		0.6 x	V
	V _{GAIN}	AV = age dalli	V_{DD}		V_{DD}	_
		A _V = 12dB gain	0		0.1 x V _{DD}	
		A _V = 15dB gain	0.15 x V _{DD}		0.35 x V _{DD}	

Note 2: 100% production tested at T_A = +25°C. Specifications over temperature limits are guaranteed by design.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 8\Omega$, $L_L = 68\mu$ H. For $R_L = 4\Omega$, $L_L = 33\mu$ H.

Note 4: Digital silence used for input signal.

Note 5: Dynamic range is measured using the EIJA method. -60dbFS 1kHz output signal. A-weighted and normalized to 0dBFS. f = 20Hz to 20kHz.







Figure 1. PDM Audio Interface Timing Diagram


Typical Operating Characteristics


 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)


TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER 0 V_{DD} = 3.7V -10 $Z_{SPK} = 4\Omega + 33\mu H$ -20 -30 -40 -50 -60 -70 -80 -90 1 0.1 OUTPUT POWER (W) 0.001
















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)

















MAX98358


Typical Operating Characteristics (continued)


 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)



















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)



















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)



















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)



















 $(V_{DD}$ = 5V, V_{GND} = 0V, GAIN = GND (12dB). PDM_CLK = 3.072MHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)












Bump/Pin Configurations



Bump/Pin Description

BUMP	PIN	NAME	FUNOT	1011	
WLP	TQFN	NAME	FUNCT	ION	
A1	4	SD_MODE	Shutdown and Channel Select. Determines left, right, or (left/2 + right/2) mix and also used for shutdown. See Table 5.		
A2	7, 8	V _{DD}	Power-Supply Input		
A3	9	OUTP	Positive Speaker Amplifier Output		
B1	1	PDM_DATA	Digital Input Signal		
			Amplifier	r Gain	
			Gain Connections	Gain (dB)	
			GND through 100kΩ resistor	15	
B2	2	GAIN	GND	12	
			Unconnected	9	
			V_{DD}	6	
			V _{DD} through 100kΩ resistor	3	
В3	10	OUTN	Negative Speaker Amplifier Output		
C1	16	PDM_CLK	PDM Bit Clock Input Signal. Supports frequency ra 8.64MHz.	anges: 1.84MHz–4.32MHz and 5.28 MHz–	
C2, C3	3, 11, 14, 15	GND	Ground		
_	5, 6, 12, 13	N.C.	No Connection		
_	_	EP	Exposed Pad. The exposed pad is not internally c ground plane for thermal dissipation.	onnected. Connect the exposed pad to a solid	

Detailed Description

The MAX98358 is a digital PDM input Class D power amplifier. The PDM modulation scheme uses the relative density of digital pulses to represent the amplitude of an analog signal. The IC accepts stereo PDM data through PDM DATA and PDM CLK.

SD_MODE selects which audio channel is output by the amplifier and is used to put the IC into shutdown. The GAIN pin offers five gain settings and allows the output of the amplifier to be tuned to the appropriate level.

Table 1. PDM CLK Channel Select

PDM_CLK EDGE DIRECTION	CHANNEL
Rising edge	Left
Falling edge	Right

Table 2. PDM_CLK Rates

SUPPORTED CLOCK RATES (MHz)
1.84–4.32
5.28–8.64

The output stage features low-quiescent current, comprehensive click-and-pop suppression, and excellent RF immunity. The IC offers Class AB audio performance with Class D efficiency in a minimal board-space solution. The Class D amplifier features spread-spectrum modulation with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

Digital Audio Interface

The IC takes a stereo PDM input signal directly into the DAC. Data read on the rising edge of PDM_CLK is left-channel data while data read on the falling PDM_CLK edge is right channel (Table 1).

Supported PDM_CLK Rates

<u>Table 2</u> indicates the range of PDM_CLK rates that are supported by the IC. <u>Table 3</u> indicates the specific clock rates to use based on the baseband rate and the oversample rate of the incoming PDM signal.

PDM_CLK Jitter Tolerance

The IC features a very high PDM_CLK jitter tolerance of 0.5ns for RMS jitter below 40kHz and 12ns for wideband RMS jitter while maintaining a dynamic range greater than 98dB (Table 4).

Table 3. Calculated PDM CLK Rates

DACEDAND CAMPLE		INPUT CLOCK RATES (MHz)				
BASEBAND SAMPLE RATE (kHz)	32x OVERSAMPLED PDM	64x OVERSAMPLED PDM	128x OVERSAMPLED PDM	256x OVERSAMPLED PDM		
8	_	_	_	2.048		
16	_	_	2.048	4.096		
32	_	2.048	4.096	_		
44.1	_	2.8224	5.6448*	_		
48	_	3.072	6.144*	_		
88.2	2.8224	5.6448*	_	_		
96	3.072	6.144*	_	_		

^{*}The mono left/2 + right/2 feature is not supported at PDM_CLK rates of 5.28MHz and above.

Table 4. RMS Jitter Tolerance

FREQUENCY	RMS JITTER TOLERANCE (ns)
< 40kHz	0.5
40kHz-PDM_CLK	12

PDM Timing Characteristics

<u>Figure 2</u> shows the PDM operation of the IC. The bitdepth is one bit and each bit alternates between left-channel and right-channel data.

If the PDM generator produces data that is stuck at logichigh or logic-low, then the output of the IC is railed, forcing DC at the load. Therefore, it is recommended that the PDM generator includes protection to detect this invalid condition. If such a condition is detected, then the IC should either be put into shutdown or PDM_CLK should be stopped.

Standby Mode

The MAX98358 automatically enters standby mode when PDM_CLK is removed. In standby mode, the Class D speaker amplifier is turned off and the outputs go into a high-impedance state, ensuring that the unwanted current is not transferred to the load during this condition. Standby mode should not be used in place of the shutdown mode because the shutdown mode provides the lowest power consumption and the best power-on/off click-and-pop performance.

SD MODE Pin and Shutdown Operation

The IC features a low-power shutdown mode, drawing less than $0.6\mu A$ (typ) of supply current. During shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. Drive $\overline{\text{SD_MODE}}$ low to put the IC into shutdown.

The state of SD_MODE determines the audio channel that is sent to the amplifier output (Table 5).

Drive SD_MODE high to select the left channel of the stereo input data. Drive SD_MODE high through a sufficiently small resistor to select the right channel of the stereo input data. Drive SD_MODE high through a sufficiently large resistor to select monomix mode where both the left and right words of the stereo input data are summed (left/2 + right/2). The monomix (left/2 + right/2) mode is not supported for PDM_CLK rates 5.28MHz. and above. RLARGE and RSMALL are determined by the VDDIO voltage (logic voltage from control interface) that is driving SD_MODE according to the following two equations:

 R_{SMALL} (k Ω) = 94.0 x VDDIO - 100 R_{LARGE} (k Ω) = 222.2 x VDDIO - 100




Figure 2. PDM Digital Audio Interface Timing

Table 5. SD_MODE Control

SD_MO	SELECTED CHANNEL	
High	V _{SD_MODE} > B2 trip point	Left
Pullup through R _{SMALL}	B2 trip point (1.4V typ) > V _{SD_MODE} > B1 trip point	Right
Pullup through R _{LARGE} *	B1 trip point (0.77V typ) > V _{SD_MODE} > B0 trip point	(Left/2 + right/2)
Low	B0 trip point (0.16V typ) > V _{SD_MODE}	Shutdown

<u>Figure 3</u> and <u>Figure 4</u> show how to connect an external resistor to <u>SD_MODE</u> when using an open-drain driver or a pullup/down driver.

When the device is configured in left channel mode $(\overline{SD_MODE})$ is directly driven to logic-high by the control interface) care must be taken to avoid violating the Absolute Maximum Ratings limits for $\overline{SD_MODE}$. Ensuring that $V_{\overline{DD}}$ is always greater than $V_{\overline{DDIO}}$ is one way to prevent $\overline{SD_MODE}$ from violating the Absolute Maximum Ratings limits. If this is not possible in the application (e.g., if $V_{\overline{DD}} < 3.0V$ and $V_{\overline{DDIO}} = 3.3V$), then it is necessary to add a small resistance ($\sim 2k\Omega$) in series with $\overline{SD_MODE}$ to limit the current into the $\overline{SD_MODE}$ pin. This is not a concern when using the right channel or monomix modes.

Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I2R loss of the MOSFET on-resistance and quiescent current overhead.

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions while maintaining up to 92% efficiency.

Maxim's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs' spread-spectrum modulator randomly varies the switching frequency by ±20kHz around the center frequency (330kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 5).

Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately $100\mu s$. At the end of the $100\mu s$, the outputs are re-enabled. If the fault condition still exists, the IC continues to disable and re-enable the outputs until the fault condition is removed.

Gain Selection

The IC offers five programmable gain selections through a singel gain input (GAIN). Gain is referenced to the full-scale output of the DAC, which is 2.1dBV (<u>Table 7</u>). Assuming that the desired output swing is not limited by the supply voltage rail, the IC's output level can be calculated based on the PDM input ones's density and selected amplifier gain according to the following equation:

Output signal level (dBV) = 20 x log[abs(PDM one's density(%) - 50) /25] (dBFS) + 2.1dB + selected speaker amplifier gain (dB)

where the one's density of the PDM input ranges from 75% (maximum positive magnitude) to 25% (maximum negative magnitude). 0dFBS is referenced to 0dBV.

Click-and-Pop Suppression

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces audible transient sources internal to the device. To achieve optimal click-and-pop reduction at startup, it is recommended that idle data be sent to the digital audio interface for the first 0.5ms of turn-on time. When entering shutdown, the differential speaker outputs simultaneously drop to GND.

Table 6. Examples of SD_MODE Pullup Resistor Values

LOGIC VOLTAGE LEVEL (V _{DDIO}) (V)	R _{SMALL} (kΩ)	R _{LARGE} (kΩ)		
1.8	69.8	300		
3.3	210	634		

Table 7. Gain Selection

GAIN	GAIN (dB)
Connect to GND through 100kΩ ±5% resistor	15
Connect to GND	12
Unconnected	9
Connect to V _{DD}	6
Connect to V _{DD} through 100kΩ ±5% resistor	3




Figure 3. SD_MODE Resistor Connection Using Open-Drain Driver




Figure 4. SD_MODE Resistor Connection Using Push-Pull Driver




Figure 5. EMI with 12in of Speaker Cable and No Output Filtering




Figure 6. Left-Channel Operation with 6dB Gain




Figure 7. Left-Channel Operation with 12dB Gain




Figure 8. Right-Channel Operation with 6dB Gain




Figure 9. Stereo Operation Using Two MAX98358s

Filterless Class D Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filter adds cost, size, and decreases efficiency and THD+N performance. The MAX98358's filterless modulation scheme does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output.

Because the switching frequency of the IC is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance > $10\mu H$. Typical 8Ω speakers exhibit series inductances in the $20\mu H$ to $100\mu H$ range.

Power-Supply Input

 $V_{DD},$ which ranges from 2.5V to 5.5V, powers the IC, including the speaker amplifier. Bypass V_{DD} with a 0.1µF and 10µF capacitor to GND. Some applications might require only the 10µF bypass capacitor, making it possible to operate with a single external component. Apply additional bulk capacitance at the IC if long input traces between V_{DD} and the power source are used.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4Ω load through $100m\Omega$ of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through $10m\Omega$ of total speaker trace, 1.951W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the IC. Parasitic capacitance on the output causes higher quiescent current by V_{DD} x 330kHz x $C_{PARASITIC}$.

For example, at V_{DD} and a total parasitic capacitance of 100pF (50pF on each output trace), the increase in quiescent current is: 5×330 kHz $\times 100$ pF = 165μ A.

The IC is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: *Wafer-Level Packaging (WLP) and Its Applications*. Figure 11 shows the dimensions of the WLP balls used on the IC.




Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB Gain





Figure 11. MAX98358 WLP Ball Dimensions

Functional Diagram



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX98358EWL+T	-40°C to +85°C	9 WLP		
MAX98358ETE+	-40°C to +85°C	16 TQFN		


⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Package Information


For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91F1+1	21-0896	Refer to Application Note 1891
16 TQFN	T1633+4	21-0136	90-0031



Package Information (continued)

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PKG		8L 3x3		12L 3x3			16L 3x3			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	3.00 BSC			3	3.00 BS	С	3	.00 BS	С	
Е	3	.00 BS	C	3.00 BSC			3.00 BSC			
е	0	.65 BS	C.	0	0.50 BSC.			0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50	
N		8		12			16			
ND		2			3			4		
NE		2		3 4						
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	0.20 REF			C	.20 RE	F	C	.20 RE	F	
k	0.25	-	-	0.25	-	-	0.25	-	-	

EXPOSED PAD VARIATIONS										
PKG.		D2			E2		511.15	IEDEO		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC		
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-1C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-3C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633-2C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633-4C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633MK-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		

		EXPOSED PAD VARIATIONS									
PKG.		D2		E2			L			PIN ID	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°	
T1233-4C	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°	
T1233-5C	1.50	1.60	1.70	1.50	1.60	1.70	0.40	0.45	0.50	0.35 x 45°	
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 45°	
T1633-5C	0.95	1.10	1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 45°	
T1633-7C	0.95	1.10	1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 45°	

maxim integrated...

TITLE:
PACKAGE OUTLINE,
8, 12, 16L THIN QFN, 3x3x0.75mm

APPROVAL | DOCUMENT CONTROL NO. 21-0136

-DRAWING NOT TO SCALE-

Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5-2009
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 8. DRAWING CONFORMS TO JEDEC MO220 REVISION C. T1233-4, T1233-4C, T1233-5C, T1633-5C, T1633-5C AND T1633-7C WITH CUSTOM LEAD DIMENSION.
- MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 11. WARPAGE NOT TO EXCEED 0.10mm.
- 12. MATERIAL MUST BE COMPLIANT WITH MAXIM SPECIFICATION 10-0131 FOR SUBSTANCE CONTENT, MUST BE Eu ROHS COMPLIANT WITHOUT EXEMPTION AND PB-FREE.
- 13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND Pb FREE (+) PARTS.



PACKAGE OUTLINE,

8, 12, 16L THIN QFN, 3x3x0.75mm APPROVAL

DOCUMENT CONTROL NO. 21-0136

-DRAWING NOT TO SCALE-

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/13	Initial release	_
1	11/13	Removed future product reference	21
2	8/14	Added THD+N TQFN typical only spec to Electrical Characteristics table	3
3	1/15	Added <i>Table of Contents</i> , updated SSM spec, replaced all typical operating characteristics, and corrected typos	5–12, 16–18
4	8/15	Corrected package outline for WLP package	24
5	8/17	Updated soldering temperature and added lead temperature in the <i>Absolute Maximum Ratings</i> section	4
6	10/19	Updated Features section, corrected typo in Electrical Characteristics table, added Group Delay vs. Frequency TOC	1, 5, 14

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.