

Process Change Notification

PCN Number: PCN-2015-25

PCN Notification Date: 12/02/2015

FINAL

WM7121PIMSE/RV package assembly change

Dear Customer,

This notification is to advise you of the following change(s).

WM7121PIMSE/RV package assembly is changing from a 2-piece construction to a 3-piece construction.

- No change to the assembly house which remains Amkor Philippines.
- No change to package dimensions, part performance or reliability.
- Change to substrate vendor (existing qualified supplier to Amkor).
- Modified assembly flow to account for package changing from 2pc to 3pc type.



If you have any questions, please contact your Sales Representative.

Sincerely,

Quality Systems Administrator Cirrus Logic Corporate Quality Phone: +1(512) 851-4000



CIRRUS LOGIC Process Change Notification

PCN Number: PCN-2015-25

PCN Notification Date: 12/02/2015

Products Affected:

The devices listed on this page are the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

Technical details of this Process / Product Change follow on the next page(s).

Title: WM7121PIM		WM7121PIMS	E/RV package assembly change							
Customer Contact: Local Field Sales R			Representative Phone: 1.512.851.40			000	Dept:	ept: Sales		
Proposed 1 st Ship Date:			02 2	2 2016 Estimated Sample Availability Date: 11 20			11 2015			
Change Type:										
	Assembly Site		Х	Assembly Process			Assembly Materials			
	Wafer Fab Site			Wafer Fab Process			Wafer Fab Materials		Aaterials	
	Wafer Bump Site			Wafer Bump Process			Wafer Bump Material		Material	
	Test Site			Test Process			Design			
	Electrical Specification			Mechanical Specification			Part Number		r	
	Packing/Shipping/Labeling			Other						
Con	Comments: The MMC produc			rking will cha	inge fror	n DAP to AAA	4			





PCN Number: PCN-2015-25

PCN Notification Date: 12/02/2015

Anticipated Impact on Form, Fit, Function, Quality or Reliability:								
change.								
Product Affected:								
Cirrus Logic Part Number	Customer Part Number							
WM7121PIMSE/RV								
	change. Cirrus Logic Part Number							

Changes To Product Identification Resulting From This PCN:					
The MMC product marking will change fro	m DAP to AAA				



PCN Number: PCN-2015-25

PCN Notification Date: 12/02/2015

The Qualification Plans are designed using JEDEC and other applicable industry standards. The interim qualification report created following 168 hours of testing has been summarized below. The final report will be released in November following completion of testing.

Silicon Level Tests

Stress Test	Test Conditions	JESD22 Spec	Pre- condition	Test Duration	Fails/Passes (Lot)
High Temperature Operating Life (HTOL) testing	105°C V1= 3.7V Bias	A108	-	1000 hours	0/39* (1)
Low Temperature Operating Life (LTOL) testing	-40°C V1= 3.7V Bias	A108	-	1000 hours	0/40 (2)
Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)	>= Class 2 ESD pulse of 2000V HBM	A114	-	-	0/3 (2)
Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)	>= Class B ESD pulse of 200V MM	A115	-	•	0/3 (2)
IC Latch-Up Test	Class II Level A +/-100mA Current Injection and 1.5xMax Vsupply Overvoltage	JESD78	-	-	0/3 (2)

Package Level Tests

Stress Test	Test Conditions	JESD22 Spec	Pre- condition	Test Duration	Fails/Passes (Lot)
High Temperature Storage (HTS) testing	150°C No bias	A103	-	168 hours	0/40 (3)
Low Temperature Storage (LTS) testing	-40°C No bias	A119	-	168 hours	0/40 (3)
Temperature & Humidity (TH) testing	85°C / 85% R.H. No bias	N/A	(a)	168 hours	0/40 (3)
Temperature, Humidity & Bias85°C/85%RH(THB) testingV1= 3.7 V Bias		A101	(a)	168 hours	0/40 (3)
Moisture Sensitivity Level (MSL) testingMSL 2A (Peak IR reflow temperature = 260°C)		J-STD-020	-	-	0/40 (3)

(a) Pre-condition: JEDEC Moisture Sensitivity Level 2A (JESD22 - A113)

*Sample size reduced due to mechanical damage unrelated to the stress

Page 4 of 4



Reliability Engineering Interim Qualification Report

WM7121P

Wafer Fabrication – X-fab Dresden, Magnachip GF3 Package Assembly - Amkor P3, 4 pin LGMA 3 pcs laminate package

Approved:

Dan Liu, Senior Reliability Engineer

Approved:

Rosson MMM

Russell McMillan, Senior Reliability Engineer

Approved:

Gary Morton, Manager of Supply Chain PTE

Approved:

Andrew McLean, Director of Quality

CONFIDENTIAL: This document is the property of Cirrus Logic International Semiconductor Ltd, and may not be copied in full or in part, or the information contained within disclosed to a third party, without the written permission of the company.

Cirrus Logic International Semiconductor Ltd. 2015

2/10/15

Date :

Issue:

z/10/15 Date :

<u>z/10/15.</u> z/10/15. Date :

Date :

1.0

Summary

The WM7121P device is being tested to Cirrus product qualification requirements.

The silicon level reliability was qualified by similarity to the WM7121 device and 7121P (2pcs laminate).

Silicon level reliability

- 1000 hours of High Temperature Operating Life (HTOL) testing.
- 1000 hours of Low Temperature Operating Life (LTOL) testing.
- Electrostatic Discharge (ESD) testing.
- Latch-Up testing.

Package level reliability

- 168 hours of High Temperature Storage (HTS) testing.
- 168 hours of Low Temperature Storage (LTS) testing.
- 168 hours of Temperature & Humidity (TH) testing.
- 168 hours of Temperature, Humidity & Bias (THB) testing.
- Moisture Sensitivity Level (MSL) testing at MSL2A.

Reliability Test Results

Test Lots: (1) Lot: 49770C (44ABDAP) (2) Lot: 38851 (28AAGRD) (3) Lot: 425095 (57BWAAA)

Silicon Level Tests

Stress Test	Test Conditions	JESD22 Spec	Pre- condition	Test Duration	Fails/Passes (Lot)
High Temperature Operating Life (HTOL) testing	105°C V1= 3.7V Bias	A108	-	1000 hours	0/39* (1)
Low Temperature Operating Life (LTOL) testing	-40°C V1= 3.7V Bias	A108	-	1000 hours	0/40 (2)
Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)	>= Class 2 ESD pulse of 2000V HBM	A114	-	-	0/3 (2)
Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)	>= Class B ESD pulse of 200V MM	A115	-	*	0/3 (2)
IC Latch-Up Test	Class II Level A +/-100mA Current Injection and 1.5xMax Vsupply Overvoltage	JESD78	-	-	0/3 (2)

Package Level Tests

Stress Test	Test Conditions	JESD22 Spec	Pre- condition	Test Duration	Fails/Passes (Lot)
High Temperature Storage (HTS) testing	150°C No bias	A103	-	168 hours	0/40 (3)
Low Temperature Storage (LTS) testing	-40°C No bias	A119	-	168 hours	0/40 (3)
Temperature & Humidity (TH)85°C / 85% R.H.testingNo bias		N/A	(a)	168 hours	0/40 (3)
Temperature, Humidity & Bias (THB) testing	85°C/85%RH V1= 3.7 V Bias	A101	(a)	168 hours	0/40 (3)
Moisture Sensitivity Level (MSL) testingMSL 2A (Peak IR reflow temperature = 260°C)		J-STD-020	-	-	0/40 (3)

(a) Pre-condition: JEDEC Moisture Sensitivity Level 2A (JESD22 – A113)

*Sample size reduced due to mechanical damage unrelated to the stress

Revision History

Revision	Date	Originator	Change
1.0	02/10/2015	Dan Liu	Initial release