

# M48T512Y M48T512V

# 5.0 or 3.3 V, 4 Mbit (512 Kbit x 8) TIMEKEEPER<sup>®</sup> SRAM

Not recommended for new design

## Features

- Integrated ultra low power SRAM, real-time clock, power-fail control circuit, battery, and crystal
- BCD coded year, month, day, date, hours, minutes, and seconds
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages: (V<sub>PFD</sub> = power-fail deselect voltage)
  - M48T512Y:  $V_{CC}$  = 4.5 to 5.5 V; 4.2 V  $\leq V_{PFD} \leq$  4.5 V
  - M48T512V:  $V_{CC}$  = 3.0 to 3.6 V; 2.7 V  $\leq V_{PFD} \leq$  3.0 V
- Conventional SRAM operation; unlimited WRITE cycles
- Software controlled clock calibration for high accuracy applications
- 10 years of data retention and clock operation in the absence of power
- Pin and function compatible with industry standard 512 K x 3 SRAMS
- Self-contained battery and crystal in DIP package
- Pods compliant
  - Lead-free second level interconnect



# Contents

1	Descri	Description							
2	Operat	Operating modes							
	2.1	READ mode							
	2.2	WRITE mode							
	2.3	Data retention mode							
3	Clock	operations							
	3.1	Reading the clock							
	3.2	Setting the clock							
	3.3	Stopping and starting the oscillator							
	3.4	Calibrating the clock							
	3.5	V <sub>CC</sub> noise and negative going transients 14							
4	Maxim	um ratings							
5	DC and	d AC parameters							
6	Enviro	nmental information							
7	Packag	ge mechanical data 20							
8	Part nu	umbering							
0950	Revisi	on history							



## List of tables

Table 1. Table 2.	Signal names
Table 3.	READ mode AC characteristics
Table 4.	WRITE mode AC characteristics
Table 5.	Register map
Table 6.	Absolute maximum ratings
Table 7.	Operating and AC measurement conditions16
Table 8.	Capacitance
Table 9.	DC characteristics
Table 10.	Power down/up AC characteristics
Table 11.	Power down/up trip points DC characteristics
Table 12.	PMDIP32 – 32-pin plastic module DIP, package mechanical data
	Document revision history
0050	Signal names       5         Operating modes       7         READ mode AC characteristics       8         WRITE mode AC characteristics       10         Register map       12         Absolute maximum ratings       15         Operating and AC measurement conditions       16         Capacitance       16         DC characteristics       17         Power down/up AC characteristics       18         PMDIP32 – 32-pin plastic module DIP, package mechanical data       20         Ordering information scheme       21         Document revision history       22



# List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12.	Logic diagram532-pin DIP connections6Block diagram6READ mode AC waveforms8WRITE AC waveforms, WRITE enable controlled9WRITE AC waveforms, chip enable controlled9Crystal accuracy across temperature13Calibration waveform13Supply voltage protection14AC measurement load circuit16Power down/up mode AC waveforms17Recycling symbols19
Figure 13.	Logic diagram
obsolf	stepros



## 1 Description

The M48T512Y/V TIMEKEEPER<sup>®</sup> RAM is a 512 Kb x 8 non-volatile static RAM and realtime clock organized as 524,288 words by 8 bits. The special DIP package provides a fully integrated battery-backed memory and real-time clock solution.

The M48T512Y/V directly replaces industry standard 512 Kb x 8 SRAMs. It also provides the non-volatility of Flash without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.



### Figure 1. Logic diagram

### Table 1. Signal names

	Table II eigi a II anoo	
	A0-A18	Address inputs
	DQ0-1247	Data inputs / outputs
		Chip enable input
Obsole	G	Output enable input
	W	WRITE enable input
	V <sub>CC</sub>	Supply voltage
	V <sub>SS</sub>	Ground







### Figure 3. Block diagram





## 2 Operating modes

The 32-pin, 600 mil hybrid DIP houses a controller chip, SRAM, quartz crystal, and a long life lithium button cell in a single package. Figure 3 on page 6 illustrates the static memory array and the guartz controlled clock oscillator. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - compliant until the year 2100), 30, and 31 day months are made automatically. Byte 7FFF8h is the clock control register (see Table 5 on page 12). This byte controls user access to the clock information and also stores the clock calibration setting. The seven clock bytes (7FFFFh-7FFF9h) are not the actual clock counters; they are memory locations consisting of BiPORT™ READ/WRITE memory cells within the static RAM array. The M48T512Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. The M48T512Y/V also has its own power-fail detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V<sub>CC</sub> is out of tolerance, the circuit write orclects the TIMEKEEPER register data and SRAM, providing data security in the midst of unpredictable system operation. As V<sub>CC</sub> falls, the control circuitry automatic all y switches to the battery, maintaining data and clock operation until valid power is restored.

	operating modes					
Mode	V <sub>CC</sub>	Ē	ā	W	DQ0-DQ7	Power
Deselect		V <sub>iH</sub>	X	Х	High Z	Standby
WRITE	4.5 to 5.5 V or	VIL	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	3.0 to 3.6 V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ	S	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SC</sub> to V <sub>SC</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS standby
Deselect	v so <sup>(1)</sup>	Х	Х	Х	High Z	Battery backup mode

Table 2.	Operating	modes
----------	-----------	-------

1. See Table 1! on page 18 for details.

Note:

 $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery backup switchover voltage.$ 

2.1

## READ mode

The M48T512Y/V is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The unique address specified by the 19 address inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access times ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ). The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for output data hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.





#### **READ mode AC waveforms** Figure 4.

WE = High. Note:

#### **READ mode AC characteristics** Table 3.

		<b>.</b> "1∓6	[512Y	M48T	Unit	
Symbol	Parameter <sup>(1)</sup>		70	-85		
		Min	Max	Min	Max	
t <sub>AVAV</sub>	READ cycle time	70		85		ns
t <sub>AVQV</sub>	Address valid to output valid		70		85	ns
t <sub>ELQV</sub>	Chip enable low to output valid		70		85	ns
t <sub>GLQV</sub>	Output enclose low to output valid		40		55	ns
t <sub>ELQX</sub> <sup>(2)</sup>	Chi, e lave low to output transition	5		5		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Cutput enable low to output transition	5		5		ns
t <sub>EHQ7</sub> <sup>(2)</sup>	Chip enable high to output Hi-Z		25		30	ns
t <sub>G' 1Q2</sub> , 2,	Output enable high to output Hi-Z		25		30	ns
i, xox	Address transition to output transition	10		5		ns

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).

2.  $C_L = 5 \text{ pF}.$ 



### 2.2 WRITE mode

The M48T512Y/V is in the WRITE mode whenever  $\overline{W}$  (WRITE enable) and  $\overline{E}$  (chip enable) are low state after the address inputs are stable.

The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from chip enable or  $t_{WHAX}$  from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.



### Figure 5. WRITE AC waveforms, WRITE enable controlled



W: "E AC waveforms, chip enable controlled





Figure 6.

		M481	512Y	M48T	512V	
Symbol	Parameter <sup>(1)</sup>	-7	70	-85		Unit
		Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE cycle time	70		85		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	50		60		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	55		65		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	5		5		ns
t <sub>EHAX</sub>	Chip enable high to address transition	10		15	×	ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	30		35	<u> </u>	ns
t <sub>DVEH</sub>	Input valid to chip enable high	30		35	P.	ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		5		ns
t <sub>EHDX</sub>	Chip enable high to input transition	10		15		ns
t <sub>WLQZ</sub> <sup>(2)(3)</sup>	WRITE enable low to output Hi-Z		25		30	ns
t <sub>AVWH</sub>	Address valid to write enable high	60	6	70		ns
t <sub>AVEH</sub>	Address valid to chip enable high	01)		70		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	5		5		ns

Table 4. WRITE mode AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).

2. C<sub>L</sub> = 5pF.

3. If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

## 2.3 Data retention mode

With volid V<sub>CC</sub> applied, the M48T512Y/V operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting use!! when V<sub>CC</sub> falls between V<sub>PFD</sub> (max) and V<sub>PFD</sub> (min). All outputs become high impedance and all inputs are treated as "Don't care."

A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48T512Y/V may respond to transient noise spikes on  $V_{CC}$  that cross into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended. When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery, preserving data and powering the clock. The internal energy source will maintain data in the M48T512Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $t_{REC}$  (min). Normal RAM operation can resume  $t_{REC}$  after  $V_{CC}$  exceeds  $V_{PFD}$  (max). Refer to application note (AN1012) on the ST website for more information on battery life.



## 3 Clock operations

### 3.1 Reading the clock

Updates to the TIMEKEEPER<sup>®</sup> registers should be halted before clock data is read to prevent reading data in transition (see *Table 5 on page 12*). The BiPORT<sup>™</sup> TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register (7FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. The next update occurs 1 second after the READ bit is reset to a '0.'

### 3.2 Setting the clock

Bit D7 of the control register (7FFF8h) is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER register. The user can then load them with the correct day, date, and time data in 24 hour ECD format (see *Table 5 on page 12*). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FFFh-7FF9h to the actual TIMEKEEPER courters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur approximately one second later.

Note: Upon power-up, both the WRITE bit and the READ bit will be reset to '0.'

### 3.3 Stopping and starting the oscillator.

The oscillato: may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at bit D7 within 7FFF9h. Setting it to a '1' stops the oscillator. The M48T512Y/V is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T512Y/V oscillator starts after approximately one second.

Noto:

It is not necessary to set the WRITE bit when setting or resetting the FREQUENCY TEST bit (FT) or the STOP bit (ST).



			•	-							
Address		Data								Function/range	
Address	D7	D6	D5	D4	D3 D2 D1 D0			BCD format			
7FFFFh		10 y	ears			Ye	ear		Year	00-99	
7FFFEh	0	0	0	10 M		Мо	nth		Month	01-12	
7FFFDh	0	0	10	date		Da	ate		Date	01-31	
7FFFCh	0	0	0	0	0 Day			Day	01-07		
7FFFBh	0	0	10 h	iours	Hours			Hours	00-23		
7FFFAh	0	10	0 minut	es		Min	utes		Minutes	00-59	
7FFF9h	ST	1(	) secon	ds		Seco	onds		Seconds	00-59	
7FFF8h	W	R	S		Calibration			Control	151		
Keys:     S = SIGN bit       R = READ bit       W = WRITE bit       ST = STOP bit       0 = Must be set to '0'											
Calibra	ting	the c	clock		96	50					

#### 3.4 Calibrating the clock

The M48T512Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are rectory calibrated at 25 °C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ±1.53 minutes per month. When the Calibration circuit is properly employed, accura  $\gamma^{i}$  inproves to better than +1/-2 ppm at 25 °C. The oscillation rate of crystals changes with temperature. The M48T512Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the o.vide by 256 stage (see Figure 8 on page 13).

The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down. The calibration bits occupy the five lower order bits (D4-D0) in the control register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles; that is, +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.



One method for ascertaining how much calibration a given M48T512Y/V may require involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in STMicroelectronics' application note AN934, "TIMEKEEPER<sup>®</sup> calibration." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the calibration bits. For more information on calibration see application note AN934, "TIMEKEEPER<sup>®</sup> calibration" on the ST website.



Figure 7. Crystal accuracy across temperature

Figure 8. Calibration waveform



57

## 3.5 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. A ceramic bypass capacitor value of 0.1  $\mu F$  is recommended to filter these spikes.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).





Caution: Negative undershoots below -0.3 V are not allowed on any pin while in the battery backup mode.



## 4 Maximum ratings

Stressing the device above the ratings listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient operating temperature		0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillat	or off)	-40 to 85	ഀഀ
T <sub>SLD</sub> <sup>(1)(2)</sup>	Lead solder temperature for 10 secon	260	°C	
V <sub>IO</sub>	Input or output voltages		–0.3 to ′ <sub>C</sub> 0.3	V
M	Supply voltage	M48T512Y	-0.'s to 7.0	V
V <sub>CC</sub>	Supply voltage	M48T512V	-0.3 to 4.6	V
Ι <sub>Ο</sub>	Output current	×C	20	mA
PD	Power dissipation	165	1	W

Table 6.	Absolute	maximum	ratings
Table 6.	Absolute	maximum	raungs

1. Soldering temperature of the IC leads is to not exceed 250 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cricles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

2. For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.



Caution: Negative undershoots belov, –0.3 V are not allowed on any pin while in the battery backup mode.

## 5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Parameter	M48T512Y	M48T512V	Unit
Supply voltage (V <sub>CC</sub> )	4.5 to 5.5	3.0 to 3.6	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	0 to 70	S°(`
Load capacitance (C <sub>L</sub> )	100	50	pF
Input rise and fall times	≤ 5	5.5	ns
Input pulse voltages	0 to 3	0 to 3	V
Input and output timing ref. voltages	1.5	1.5	V

### Table 7. Operating and AC measurement conditions

### Figure 10. AC measurement load circuit



1.  $C_L = 50 \text{ pF}$  for M48T512V.

### Table 8. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	20	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / output capacitance	-	20	pF

1. Effective capacitance measured with power supply at 5 V (M48T512Y) or 3.3 V (M48T512V). Sampled only, not 100% tested.

2. At 25 °C, f = 1 MHz.

3. Outputs deselected.



1050

### Table 9.DC characteristics

			M481	[512Y	M48	3T512V	
Symbol	Parameter	Test condition <sup>(1)</sup>	_	-70		-85	
			Min	Max	Min	Max	
I <sub>LI</sub>	Input leakage current	$0 \ V \le V_{IN} \le V_{CC}$		±2		±2	μA
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \ V \le V_{OUT} \le V_{CC}$		±2		±2	μA
I <sub>CC</sub>	Supply current	Outputs open		115		60	mA
I <sub>CC1</sub>	Supply current (standby) TTL	$\overline{E} = V_{IH}$		8		4	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} \ge V_{CC} - 0.2 \text{ V}$		4		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.8	-0.3	0.4	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> +0.3	2.2	V <sub>CC</sub> +0.4	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4		ગે.1	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1 mA	2.4		2.2	2	V

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (erc spi where noted).

2. Outputs deselected.







Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit	
t <sub>F</sub> <sup>(2)</sup>	$V_{PFD}$ (max) to $V_{PFD}$ (min) $V_{CC}$ fall time		300		μs
$t_{FB}^{(3)}$ V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time		M48T512Y	10		μs
<sup>L</sup> FB <sup>(*)</sup>	M48T5		150		μs
t <sub>R</sub>	$V_{PFD}$ (min) to $V_{PFD}$ (max) $V_{CC}$ rise time	10		μs	
t <sub>RB</sub>	$V_{SS}$ to $V_{PFD}$ (min) $V_{CC}$ rise time	1		μs	
t <sub>REC</sub>	E recovery time	40	200	ms	

#### Table 10. Power down/up AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.5$  to 5.5 V or 3.0 to 3.6 V (except where noted).

 $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselection/write protection not occurring until 200µs after  $V_{CC}$  passes  $V_{PFD}$  (min). 2.

3.  $V_{\text{PFD}}$  (min) to  $V_{\text{SS}}$  fall time of less than  $t_{\text{FB}}$  may cause corruption of RAM data.

#### Parameter<sup>(1)(2)</sup> Symbol Min Max Тур Unit 4.35 M48T512Y 4.2 V 4.5 Power-fail deselect voltage V<sub>PFD</sub> M48T512V 2.7 2.9 V 3.0 V 3.0 M48T512Y V<sub>SO</sub> Battery backup switchover voltage V<sub>PFD</sub> –100mV M48T512V ۷ $t_{DR}^{(3)}$ Expected data retention time 10 YEARS

#### Power down/up trip points DC characteristics Table 11.

1. All voltages referenced to V<sub>SS</sub>.

r<sub>A</sub>=0 te 2. Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 4.5 to 5.5 V or 3.0 to 3.6 V (except where noted).

57

## 6 Environmental information



obsolete Product(s)



This product contains a non-rechargeable lithium (lithium cart on monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulators.



## 7 Package mechanical data

Drawing is not to scale.

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.





### Note:

### Table 12. PMDIP32 – 32 pin plastic module DIP, package mechanical data

					, puokuge m		
	Symb	mm			inches		
	Synib	۵.۲۷	Min	Мах	Тур	Min	Max
	Α	0	9.27	9.52		0.365	0.375
	A		0.38	-		0.015	-
	В		0.43	0.59		0.017	0.023
Obsole	С		0.20	0.33		0.008	0.013
	D		42.42	43.18		1.670	1.700
	E		18.03	18.80		0.710	0.740
	e1		2.29	2.79	0.100	0.090	0.110
	e3	38.1			1.500		
	eA		14.99	16.00	0.600	0.590	0.630
	L		3.05	3.81		0.120	0.150
	S		1.91	2.79		0.075	0.110
	N		32			32	·



## 8 Part numbering



1. Device is not recommended for new design. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.



# 9 Revision history

Table 14.	Document revision history
-----------	---------------------------

	Date	Revision	Changes
	June-1998	1	First issue
	03-Dec-1999	1.1	M48T512Y: $V_{PFD}$ (Min) changed; AC measurement load circuit changed ( <i>Figure 10</i> ); $t_{FB}$ and $t_{RB}$ changed ( <i>Figure 11, Table 10</i> )
	11-Dec-2000	2	Reformatted
	20-Jul-2001	2.1	Segments re-ordered; temp./voltage info. added to tables ( <i>Table 8, 9, 3</i> , 4, 10, 11)
	07-Aug-2001	2.2	Text re-ordered from last adjustment ("Operating modes" section
	20-May-2002	2.3	Add countries to disclaimer
	07-Aug-2002	2.4	Add marketing status
	31-Mar-2003	3	v2.2 template applied; data retention condition undered (Table 11)
	22-Feb-2005	4	Reformatted; IR reflow update (Table 6
	25-Mar-2008	5	Reformatted document, minor text changes; updated cover page and Table 13 concerning availability of M48T512V (3.3 V version); updated Figure 9, 10, 11, Table 9, 12, Section 7: Package mechanical data.
	21-Jun-2010	6	Updated Features, Soction 4, Table 12, 13; text in Section 7; added Section 6: Envirormental information; reformatted document.
	24-Jun-2011	7	Devices are not recommended for new design (updated cover page and <i>Table 13</i> ): updated footnote of <i>Table 6</i> ; updated <i>Section 6</i> : <i>Environmental information</i> .
0105018	tepre	duct	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ie: (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser ices doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 1.9, is is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer se grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian the trian trian.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRCD JC 'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP IN TY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 5747 Rev 7